

Is Now Part of



### **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconduc

March 2015

### FAIRCHILD. FDD6670A


#### 30V N-Channel PowerTrench<sup>o</sup> MOSFET

#### **General Description**

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $R_{DS(ON)}$ , fast switching speed and extremely low  $R_{DS(ON)}$  in a small package.

#### Applications


- DC/DC converter
- Motor Drives



#### Features

• 66 A, 30 V 
$$R_{DS(ON)} = 8 \text{ m}\Omega @ V_{GS} = 10 \text{ V}$$
  
 $R_{DS(ON)} = 10 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$ 

- Low gate charge
- Fast Switching
- High performance trench technology for extremely low  $R_{\text{DS}(\text{ON})}$



#### Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted


Symbol	Para	ameter		F	Ratings	Uni
V <sub>DSS</sub>	Drain-Source Voltage				30	V
V <sub>GSS</sub>	Gate-Source Voltage				±20	V
D	Continuous Drain Curren	t @T <sub>c</sub> =25°C	(Note 3)		66	А
		@T <sub>A</sub> =25°C	(Note 1a)		15	
		Pulsed	(Note 1a)		100	
<b>0</b> D	Power Dissipation	@T <sub>c</sub> =25°C	(Note 3)		63	W
		@T <sub>A</sub> =25°C	(Note 1a)		3.2	
		@T <sub>A</sub> =25°C	(Note 1b)		1.3	
Tj, T <sub>stg</sub>	Operating and Storage J	unction Temper	ature Range	-5	55 to +175	°C
Therma	I Characteristics					
Rejc	Thermal Resistance, Jur	ction-to-Case	(Note 1)		2.4	°C/V
$R_{\theta JA}$	Thermal Resistance, Jun	ction-to-Ambier	nt (Note 1a)		40	
R <sub>eja</sub>			(Note 1b)		96	
Packag	e Marking and O	dering In	formatior	)		
	Marking Device	T	Package	Reel Size	Tape width	Quantity
FDD	6670A FDD66	70A D-P	AK (TO-252)	13"	16mm	2500 units


©2005 Fairchild Semiconductor Corp.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-So	ource Avalanche Ratings (Not	e 2)				
E <sub>AS</sub>	Drain-Source Avalanche Energy	Single Pulse, $V_{DD} = 15 \text{ V}$ , $I_D = 66 \text{ A}$			67	mJ
I <sub>AS</sub>	Drain-Source Avalanche Current				66	Α
Off Char	acteristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	30			V
$\Delta BV_{DSS}$ $\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A,Referenced to $25^{\circ}$ C		26		mV/°C
	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 24 \text{ V}, \qquad V_{\text{GS}} = 0 \text{ V}$			1	μA
I <sub>GSS</sub>	Gate–Body Leakage	$V_{\text{GS}} = \pm 20 \text{ V},  V_{\text{DS}} = 0 \text{ V}$			±100	nA
On Char	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$	1	1.8	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A,Referenced to $25^{\circ}$ C		-5		mV/°C
$R_{DS(on)}$	Static Drain–Source On–Resistance			6.3 7.9 9.5	8 10 13	mΩ
I <sub>D(on)</sub>	On–State Drain Current	$V_{\text{GS}} = 10 \text{ V}, \qquad V_{\text{DS}} = 5 \text{ V}$	50			Α
<b>g</b> fs	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 15 \text{ A}$		60		S
Dynamic	c Characteristics					
C <sub>iss</sub>	Input Capacitance			1755		pF
Coss	Output Capacitance	$V_{DS} = 15 \text{ V},  V_{GS} = 0 \text{ V},$ f = 1.0 MHz		430		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 = 1.0 MHz		180		pF
R <sub>G</sub>	Gate Resistance	$V_{\text{GS}} = 15 \text{ mV},  f = 1.0 \text{ MHz}$		1.3		Ω
Switchir	ng Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time			11	20	ns
tr	Turn–On Rise Time	$V_{DD} = 15 V, I_D = 1 A,$		12	21	ns
t <sub>d(off)</sub>	Turn–Off Delay Time	$V_{\text{GS}} = 10 \text{ V}, \qquad R_{\text{GEN}} = 6 \ \Omega$		29	47	ns
t <sub>f</sub>	Turn–Off Fall Time			19	34	ns
Qg	Total Gate Charge			16	22	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{DS} = 15V, I_D = 15 A, V_{GS} = 5 V$		4.6		nC
$Q_{gd}$	Gate–Drain Charge			6.2		nC

FDD6670A Rev. 3.3

Drain–Source Diode Characteristics and Maximum Ratings         Is       Maximum Continuous Drain–Source Diode Forward Current       2.3         Vsp       Drain–Source Diode Forward Voltage       V <sub>GS</sub> = 0 V, Is = 2.3 A (Note 2)       0.74       1.2         tr,       Diode Reverse Recovery Time       Ir = 15 A, dlr/dt = 100 A/µs       28       18         Qr,       Diode Reverse Recovery Charge       Ir = 15 A, dlr/dt = 100 A/µs       28       18         Nes: R <sub>MA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting the drain pins. R <sub>MC</sub> is guaranteed by design while R <sub>MA</sub> is determined by the user's board design.       Image: Colspan="2">Image: Colspan="2">Or Not R <sub>MA</sub> = 96°C/W when mounted on a tim <sup>2</sup> pad of 2 oz copper         Image: Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%       Scale 1 : 1 on letter size paper         Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%       Maximum current is calculated as: <ul> <li></li></ul>
Iss       Maximum Continuous Drain–Source Diode Forward Current       2.3 $V_{SD}$ Drain–Source Diode Forward Voltage $V_{GS} = 0 V$ , $I_S = 2.3 A$ (Note 2)       0.74       1.2 $t_{rr}$ Diode Reverse Recovery Time $I_F = 15 A$ , $dI_F/dt = 100 A/\mu s$ 28       18 $Q_{rr}$ Diode Reverse Recovery Charge       IF = 15 A, $dI_F/dt = 100 A/\mu s$ 28       18         tes: $R_{0,A}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting the drain pins. $R_{0,Jc}$ is guaranteed by design while $R_{0CA}$ is determined by the user's board design.       b) $R_{0,JA} = 96^{\circ}C/W$ when mount on a minimum pad.         Scale 1 : 1 on letter size paper         Pulse Test: Pulse Width < 300 µs, Duty Cycle < 2.0%
Vsp       Drain-Source Diode Forward Voltage $V_{GS} = 0 \text{ V}, \text{ I}_S = 2.3 \text{ A}$ (Note 2)       0.74       1.2 $t_{rr}$ Diode Reverse Recovery Time $I_F = 15 \text{ A}, dI_F/dt = 100 \text{ A/µs}$ 28       18         Qrr       Diode Reverse Recovery Charge $I_F = 15 \text{ A}, dI_F/dt = 100 \text{ A/µs}$ 28       18         tes:       R_{sJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting the drain pins. $R_{sJC}$ is guaranteed by design while $R_{bCA}$ is determined by the user's board design.       b) $R_{sJA} = 96^{\circ}CW$ when mount on a minimum pad.         use for the sum of the junction to case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting the drain pins. $R_{sJA}$ is guaranteed by design while $R_{bCA}$ is determined by the user's board design.       b) $R_{sJA} = 96^{\circ}CW$ when mount on a minimum pad.         use for the sum of the sum of the solution of t
Image: product of the product of t
$Q_{rr}$ Diode Reverse Recovery Charge       18         tes:       Reverse Recovery Charge       18         Reverse Recovery Charge       18         tes:       Reverse Recoverse Recoverse Reverse Recoverse Reverse Revers
tes: $R_{0,JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting he drain pins. $R_{0,JC}$ is guaranteed by design while $R_{0CA}$ is determined by the user's board design.         Image: the drain pins. $R_{0,JA}$ is guaranteed by design while $R_{0,CA}$ is determined by the user's board design.         Image: the drain pins. $R_{0,JA} = 45^{\circ}$ C/W when mounted on a lin <sup>2</sup> pad of 2 oz copper         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W when mounted on a lin <sup>2</sup> pad of 2 oz copper         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W when mounted on a lin <sup>2</sup> pad of 2 oz copper         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W when mounted on a lin <sup>2</sup> pad of 2 oz copper         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W when mounted on a lin <sup>2</sup> pad of 2 oz copper         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W when mounted on a lin <sup>2</sup> pad of 2 oz copper         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W when mounted on a lin <sup>2</sup> pad of 2 oz copper         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W when mounted on a minimum pad.         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W when mounted on a minimum pad.         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W when mounted on a minimum pad.         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W the drain pins.         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W the drain pins.         Image: the drain pins. $R_{0,JA} = 96^{\circ}$ C/W the drain pins.         Image: the drain pins.
Pulse Test: Pulse Width < 300 $\mu$ s, Duty Cycle < 2.0% Maximum current is calculated as: $\sqrt{\frac{P_D}{R_{DS(ON)}}}$
Maximum current is calculated as: V R DS(ON)
Maximum current is calculated as: VR <sub>DS(ON)</sub>





FDD6670A Rev. 3.3



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC