

Hi-performance Regulator IC Series for PCs Termination Regulators for DDR-SDRAMS



No.09030EAT24

BD3539FVM,BD3539NUX

Description

BD3539FVM/NUX is a termination regulator compatible with JEDEC DDR1-SDRAM, DDR2-SDRAM, DDR3-SDRAM which functions as a linear power supply incorporating an N-channel MOSFET and provides a sink/source current capability up to 1A respectively. A built-in high-speed OP-AMP specially designed offers an excellent transient response. Requires 3.3 volts (DDR2, DDR3) or 5.0 volts (DDR1, DDR2, DDR3) as a bias power supply to drive the N-channel MOSFET. Has an independent reference voltage input pin (VDDQ) and an independent feedback pin (VTTS) to maintain the accuracy in voltage required by JEDEC, and offers an excellent output voltage accuracy and load regulation. Also has a reference power supply output pin (VREF) for DDR-SDRAM or a memory controller. When EN pin turns to "Low", VTT output becomes "Hi-Z" while VREF output is kept unchanged, compatible with "Self Refresh" state of DDR-SDRAM.

Features

- 1) Incorporates a push-pull power supply for termination (VTT)
- 2) Incorporates a reference voltage circuit (VREF)
- 3) Incorporates an enabler
- 4) Incorporates an under voltage lockout (UVLO)
- 5) Employs MSOP8 package : 2.9 × 4.0 × 0.9(mm) : BD3539FVM
- 6) Employs VSON008X2030 package : 2.0 × 3.0 × 0.6(mm) : BD3539NUX
- 7) Incorporates a thermal shutdown protector (TSD)
- 8) Operates with input voltage from 2.7 to 5.5 volts
- 9) Compatible with Dual Channel (DDR1, DDR2, DDR3)
- 10) Usable ceramic capacitor at output

Use

Power supply for DDR1- SDRAM (VCC=5V only) Power supply for DDR2-SDRAM (VCC=3.3V or 5V) Power supply for DDR3-SDRAM (VCC=3.3V or 5V)

●ABSOLUTE MAXIMUM RATINGS

Deremeter	Symbol	Limit		– Unit	
Parameter	Symbol	BD3539FVM	BD3539NUX	Unit	
Input Voltage	VCC	7 *1*2		V	
Enable Input Voltage	VEN	7 *	1*2	V	
Termination Input Voltage	VTT_IN	7 *1*2		V	
VDDQ Reference Voltage	VDDQ	7 *1*2		V	
Output Current	ITT	1		А	
Power Dissipation1	Pd1	387.4 ^{*3}	242.0 *4	mW	
Power Dissipation2	Pd2	587.4 ^{*4}	515.0 ^{*5}	mW	
Power Dissipation3	Pd3	-	877.2 ^{*6}	mW	
Operating Temperature Range	Topr	-30~+100		°C	
Storage Temperature Range	Tstg	-55~+150		°C	
Maximum Junction Temperature	Tjmax	+150		°C	

*1 Should not exceed Pd.

*2 Instantaneous surge voltage, back electromotive force and voltage under less than 10% duty cycle.

*3 With Ta \geq 25°C (With no heat sink) θ ja=322.6°C/W

*4 With Ta≧25°C when mounting a 70mm × 70mm × 1.6mm glass-epoxy substrate, with no heat sink θ ja=212.8°C/W

*5 With Ta \geq 25°C (With no heat sink) θ ja=516.5°C/W

*6 With Ta \geq 25°C when mounting a 70mm × 70mm × 1.6mm glass-epoxy substrate 1-layer board, θ ja=242.7°C/W

*7 With Ta≧25°C when mounting a 70mm × 70mm × 1.6mm glass-epoxy substrate 4-layer board

(copper foil density: 5505mm² (copper foil area in each layer)), θ ja=142.5°C/W

●Operating Conditions (Ta=25°C)

Deremeter	Sumbol	Limit		Linit	
Parameter	Symbol	MIN	MAX	Unit	
Input Voltage	VCC	2.7	5.5	V	
Termination Input Voltage	VTT_IN	1.0	5.5	V	
VDDQ Reference Voltage	VDDQ	1.0	2.75	V	
Enable Input Voltage	VEN	-0.3	5.5	V	

•Electrical Characteristics (Unless otherwise noted, Ta=25°C, VCC=3.3V, VEN=3V, VDDQ=1.5V, VTT_IN=1.5V)

Parameter	Symbol		Limit		Unit	Condition
Falameter	Symbol	MIN	TYP	MAX	Unit	Condition
Standby Current	IST	-	0.5	1.0	mA	VEN=0V
Bias Current	ICC	-	2	4	mA	VEN=3V
[Enable]						
High Level Enable Input Voltage	VENHIGH	2.3	-	5.5	V	
Low Level Enable Input Voltage	VENLOW	-0.3	-	0.8	V	
Enable Pin Input Current	IEN	-	7	10	μA	VEN=3V
[Termination]						
Termination Output Voltage (DDR3)	VTT3	1/2 × VDDQ -15m	1/2 × VDDQ	1/2 × VDDQ +15m	V	ITT=-1.0A to 1.0A Ta=0°C to 100°C
Termination Output Voltage (DDR2)	VTT2	1/2 × VDDQ -30m	1/2 × VDDQ	1/2 × VDDQ +30m	V	VCC = 3.3V, VDDQ = 1.8V VTT_IN = 1.8V ITT=-1.0A to 1.0A Ta=0°C to 100°C
Termination Output Voltage (DDR1)	VTT1	1/2 × VDDQ -30m	1/2 × VDDQ	1/2 × VDDQ +30m	V	VCC = 5.0V, VDDQ = 2.5V VTT_IN = 2.5V ITT=-1.0A to 1.0A Ta=0°C to 100°C
Source current	ITT+	1.0	-	-	А	
Sink current	ITT-	-	-	-1.0	А	
Load Regulation	⊿vtt	-	-	30	mV	ITT=-1.0A to 1.0A
Upper Side ON Resistance	HRON	-	0.35	0.65	Ω	
Lower Side ON Resistance	LRON	-	0.35	0.65	Ω	
[VDDQ]		1				
Input Impedance	ZVDDQ	140	200	260	kΩ	
[VREF]						
Output Voltage	VREF	1/2 × VDDQ -15m	1/2 × VDDQ	1/2 × VDDQ +15m	V	IREF=-25mA to 25mA Ta=0°C to 100°C
[UVLO]						
Threshold Voltage	VUVLO	2.30	2.45	2.60	V	VCC : sweep up
Hysteresis Voltage	⊿vuvlo	100	160	220	mV	VCC : sweep down

Reference Data





Fig.7 IREF-VREF (DDR3)

Fig.8 EN Soft Start

Fig.9 VDDQ Soft Start


Block Diagram



PIN Configration


PIN Function

OFVM



PIN No.	PIN NAME	PIN FUNCTION
1	GND	Ground Pin
2	EN	Enable Input Pin
3	VTTS	Detector Pin for Termination Voltage
4	VREF	Reference Voltage Output Pin
5	VDDQ	Reference Voltage Input Pin
6	VCC	VCC Pin
7	VTT_IN	Termination Input Pin
8	VTT	Termination Output Pin

ONUX



PIN No.	PIN NAME	PIN FUNCTION	
1	VTT_IN	Termination Input Pin	
2	VTT	Termination Output Pin	
3	GND	Ground Pin	
4	EN	Enable Input Pin	
5	VTTS	Detector Pin for Termination Voltage	
6	VREF	Reference Voltage Output Pin	
7	VDDQ	Reference Voltage Input Pin	
8	VCC	VCC Pin	
Bottom	FIN	Substrate (Connected to GND)	

Description of operations

• VCC

In BD3539FVM/NUX, an independent power input pin is provided for an internal circuit operation of the IC. This is used to drive the amplifier circuit of the IC, and its maximum current rating is 4mA. The power supply voltage is 2.7 to 5.5 volts. It is recommended to connect a bypass capacitor of 1µF or so to VCC.

• VDDQ

Reference input pin for the output voltage that may be used to satisfy the JEDEC requirement for DDR3-SDRAM (VREF=VTT = 1/2VDDQ) by dividing the voltage inside the IC with two 100k Ω voltage-divider resistors. For BD3539FVM/NUX, care must be taken to an input noise to VDDQ pin because this IC also cuts such noise input into half and provides it with the voltage output divided in half. Such noise may be reduced with an RC filter consisting of such resistance and capacitance (220 Ω and 2.2 μ F, for instance) that may not give significant effect to voltage dividing inside the IC.

• VTT_IN

VTT_IN is a power supply input pin for VTT output. Voltage in the range between 1.0 and 5.5 volts may be supplied to this VTT_IN terminal, but care must be taken to the current limitation due to on-resistance of the IC and the change in allowable loss due to input/output voltage difference.

Generally, the following voltages are supplied:

DDR3 VTT_IN=1.5V

Higher impedance of the voltage input at VTT_IN may result in oscillation or degradation in ripple rejection, which must be noted. To VTT_IN terminal, it is recommended to use a 10µF capacitor characterized with less change in capacitance. But it may depend on the characteristics of the power supply input and the impedance of the pc board wiring, which must be carefully checked before use.

• VREF

In BD3539FVM/NUX, a reference voltage output pin independent from VTT output is given to provide a reference input for a memory controller and a DRAM. Even if EN pin turns to "Low" level, VREF output is kept unchanged, compatible with "Self Refresh" state of DRAM. The maximum current capability of VREF is 10mA, and a suitable capacitor is needed to stabilize the output voltage. It is recommended to use a combination of a 1.0 to 2.2μ F ceramic capacitor characterized with less change in capacitance. For an application where VREF current is low, a capacitor of lower capacitance may be used. If VREF current is 1mA or less, it is possible to secure a phase margin with a ceramic capacitor of 1 μ F more or less.

VTTS

An independent pin provided to improve load regulation of VTT output. In case that longer wiring is needed to the load at VTT output, connecting VTTS from the load side may improve the load regulation.


• VTT

A DDR memory termination output pin. BD3539FVM/NUX has a sink/source current capability of ±1.0A respectively. The output voltage tracks the voltage divided in half at VDDQ pin. VTT output is turned to OFF when VCC UVLO or thermal shutdown protector is activated with EN pin level turned to "Low". Do not fail to connect a capacitor to VTT output pin for a loop gain phase compensation and a reduction in output voltage variation in the event of sudden change in load. Insufficient capacitance may cause an oscillation. High ESR (Equivalent Series Resistance) of the capacitor may result in increase in output voltage variation in the event of sudden change in load. It is recommended to use a 10µF or so ceramic capacitor, though it depends on ambient temperature and other conditions.

• EN

With an input of 2.3 volts or higher, the level at EN pin turns to "High" to provide VTT output. If the input is lowered to 0.8 volts or less, the level at EN pin turns to "Low" and VTT status turns to Hi-Z. But if VCC and VDDQ are established, VREF output is maintained.

Evaluation Board




BD3539FVM Evaluation Board Application Components

Part No	Value	Company	Parts Name
U1	-	ROHM	BD3539FVM
R1	-	-	-
R4	220Ω	ROHM	MCR032200
J1	0Ω	-	-
J2	0Ω	-	-
C1	-	-	-
C2	1µF	KYOCERA	CM105B105K06A
C3	1µF	KYOCERA	CM105B105K06A


Part No	Value	Company	Parts Name
C4	-	-	-
C5	10µF	KYOCERA	CM21B106M06A
C6	-	-	-
C7	10µF	KYOCERA	CM21B106M06A
C8	-	-	-
C9	2.2µF	KYOCERA	CM105B225K06A
C10	-	-	-
C11	-	-	-

BD3539FVM Evaluation Board Layout


Silk Screen




TOP Layer



Bottom Layer



•Example of layout pattern



[Example of board layout pattern]

[Pin configuration]

Input capacitor Cin of VTT_IN should be placed close to VTT_IN pin as possible, and VTT output capacitor should also be placed close to IC pin as possible. And, as for wiring pattern, pin above and GND pattern should be designed widely as possible.

If connected to inner GND plane, several through hole should be used.

Because VTTS pin has comparatively high impedance, floating capacity should be minimum as possible, and design layout at upper layer pattern. Please be careful in drawing.

Please take GND pattern space widely, and design layout to be able to increase radiation efficiency.

Note for Use

1.Absolute maximum ratings

For the present product, thoroughgoing quality control is carried out, but in the event that applied voltage, working temperature range, and other absolute maximum rating are exceeded, the present product may be destroyed. Because it is unable to identify the short mode, open mode, etc., if any special mode is assumed, which exceeds the absolute maximum rating, physical safety measures are requested to be taken, such as fuses, etc.

2.GND potential

Bring the GND terminal potential to the minimum potential in any operating condition.

3.Thermal design

Consider allowable loss (Pd) under actual working condition and carry out thermal design with sufficient margin provided.

4. Terminal-to-terminal short-circuit and erroneous mounting

When the present IC is mounted to a printed circuit board, take utmost care to direction of IC and displacement. In the event that the IC is mounted erroneously, IC may be destroyed. In the event of short-circuit caused by foreign matter that enters in a clearance between outputs or output and power-GND, the IC may be destroyed.

5.Operation in strong electromagnetic field

The use of the present IC in the strong electromagnetic field may result in maloperation, to which care must be taken.

6.Built-in thermal shutdown protection circuit

The present IC incorporates a thermal shutdown protection circuit (TSD circuit). The working temperature is 175°C (standard value) and has a -15°C (standard value) hysteresis width. When the IC chip temperature rises and the TSD circuit operates, the output terminal is brought to the OFF state. The built-in thermal shutdown protection circuit (TSD circuit) is first and foremost intended for interrupt IC from thermal runaway, and is not intended to protect and warrant the IC. Consequently, never attempt to continuously use the IC after this circuit is activated or to use the circuit with the activation of the circuit premised.

7.Capacitor across output and GND

In the event a large capacitor is connected across output and GND, when Vcc and VIN are short-circuited with 0V or GND for some kind of reasons, current charged in the capacitor flows into the output and may destroy the IC. Use a capacitor smaller than 1000 μ F between output and GND.


8.Inspection by set substrate

In the event a capacitor is connected to a pin with low impedance at the time of inspection with a set substrate, there is a fear of applying stress to the IC. Therefore, be sure to discharge electricity for every process. As electrostatic measures, provide grounding in the assembly process, and take utmost care in transportation and storage. Furthermore, when the set substrate is connected to a jig in the inspection process, be sure to turn OFF power supply to connect the jig and be sure to turn OFF power supply to remove the jig.

9. Inputs to IC terminals

This device is a monolithic IC with P^+ isolation between P-substrate and each element as illustrated below. This P-layer and the N-layer of each element form a PN junction which works as:

a diode if the electric potentials at the terminals satisfy the following relationship; GND>Terminal A>Terminal B, or
a parasitic transistor if the electric potentials at the terminals satisfy the following relationship; Terminal B>GND Terminal A. The structure of the IC inevitably forms parasitic elements, the activation of which may cause interference among circuits, and/or malfunctions contributing to breakdown. It is therefore requested to take care not to use the device in such manner that the voltage lower than GND (at P-substrate) may be applied to the input terminal, which may result in activation of parasitic elements.



10. GND wiring pattern

When both a small-signal GND and high current GND are present, single-point grounding (at the set standard point) is recommended, in order to separate the small-signal and high current patterns, and to be sure the voltage change stemming from the wiring resistance and high current does not cause any voltage change in the small-signal GND. In the same way, care must be taken to avoid wiring pattern fluctuations in any connected external component GND.

11. Output capacitor, resistor (C1/block diagram)

Do not fail to connect a output capacitor to VREF output terminal for stabilization of output voltage. The capacitor connected to VREF output terminal works as a loop gain phase compensator. Insufficient capacitance may cause an oscillation. It is recommended to use a low temperature coefficient $1-10\mu$ F ceramic capacitor, though it depends on ambient temperature and load conditions. It is therefore requested to carefully check under the actual temperature and load conditions to be applied.

12. Output capacitor (C4)

Do not fail to connect a capacitor to VTT output pin for stabilization of output voltage. This output capacitor works as a loop gain phase compensator and an output voltage variation reducer in the event of sudden change in load. Insufficient capacitance may cause an oscillation. And if the equivalent series resistance (ESR) of this capacitor is high, the variation in output voltage increases in the event of sudden change in load. It is recommended to use a 10μ F or so ceramic capacitor, though it depends on ambient temperature and load conditions. It is therefore requested to carefully check under the actual temperature and load conditions to be applied.

13. Input capacitors setting (C2 and C3)

These input capacitors are used to reduce the output impedance of power supply to be connected to the input terminals (VCC and VTT_IN). Increase in the power supply output impedance may result in oscillation or degradation in ripple rejecting characteristics. It is recommended to use a low temperature coefficient 1μ F (for VCC) and 10μ F (for VTT_IN) capacitor, but it depends on the characteristics of the power supply input, and the capacitance and impedance of the pc board wiring pattern. It is therefore requested to carefully check under the actual temperature and load conditions to be applied.

14. Input terminals (VCC, VDDQ, VTT_IN and EN)

VCC, VDDQ, VTT_IN and EN terminals of this IC are made up independent one another. To VCC terminal, the UVLO function is provided for malfunction protection. Irrespective of the input order of the inputs terminals, VTT output is activated to provide the output voltage wheNUXLO and EN voltages reach the threshold voltage while VREF output is activated wheNUXLO voltage reaches the threshold. If VDDQ and VTT_IN terminals have equal potential and common impedance, any change in current at VTT_IN terminal may result in variation of VTT_IN voltage, which affects VDDQ terminal and may cause variation in the output voltage. It is therefore required to perform wiring in such manner that VDDQ and VTT_IN terminals may not have common impedance. If impossible, take appropriate corrective measures including suitable CR filter to be inserted between VDDQ and VTT_IN terminals.

15. VTTS terminal

A terminal used to improve load regulation of VTT output. Connection with VTT terminal must be done not to have common impedance with high current line, which may offer better load regulation of VTT output.

16. Operating range

Within the operating range, the operation and function of the circuits are generally guaranteed at an ambient temperature within the range specified. The values specified for electrical characteristics may not be guaranteed, but drastic change may not occur to such characteristics within the operating range.

17. Allowable loss Pd

For the allowable loss, the thermal derating characteristics are shown in the Exhibit, which should be used as a guide. Any uses that exceed the allowable loss may result in degradation in the functions inherent to IC including a decrease in current capability due to chip temperature increase. Use within the allowable loss.

- 18. The use in the strong electromagnetic field may sometimes cause malfunction, to which care must be taken. In the event that load containing a large inductance component is connected to the output terminal, and generation of back-EMF at the start-up and when output is turned OFF is assumed, it is requested to insert a protection diode.
- 19. In the event that load containing a large inductance component is connected to the output terminal, and generation of back-EMF at the start-up and when output is turned OFF is assumed, it is requested to insert a protection diode.

(Example) OUTPUT PIN

20. We are certain that examples of applied circuit diagrams are recommendable, but you are requested to thoroughly confirm the characteristics before using the IC. In addition, when the IC is used with the external circuit changed, decide the IC with sufficient margin provided while consideration is being given not only to static characteristics but also variations of external parts and our IC including transient characteristics.

Heat loss

Thermal design must be conducted with the operation under the conditions listed below (which are the guaranteed temperature range requiring consideration on appropriate margins etc);

- 1: Ambient temperature Ta: 100°C or lower
- 2:Chip junction temperature Tj: 150°C or lower

The chip junction temperature Tj can be considered as follows:

①Calculation based on IC surface temperature Tc, mounted on a board Tj=Tc+ θ j-c × W	②Calculation based on ambient temperature Ta Tj=Ta+ θ j-a×W <reference example=""></reference>		
<reference example=""> θ j-c:MSOP-8 46.0°C/W</reference>	θ j-a:MSOP-8 θ j-a:VSON008X2030	212.8°C/W With no heat sink 322.6°C/W 1-layer board(copper foil area : 70×70 mm ²) 516.5°C/W With no heat sink	
PCB size:70 × 70 × 1.6mm (Board copper foil area: :70 × 70mm ²)	·	242.7°C/W 1-layer board(copper foil area: 70×70 mm ²) 142.5°C/W 4-layer board(copper foil area: 70×70 mm ²) PCB size: $70 \times 70 \times 1.6$ mm ³ (with thermal via)	

Because package with FIN is used at IC bottom side, package power changes considerably by copper foil area, which is connected. Please radiate heat by taking enough area for board surface or using many through hole to inner layer pattern. Most of heat loss in BD3539FVM/NUX occurs at the output N-channel FET. The power lost is determined by multiplying the voltage between VIN and Vo by the output current. As this IC employs the power PKG, the thermal derating characteristics significantly depends on the pc board conditions. When designing, care must be taken to the size of a pc board to be used.


Power consumption (W) = Input voltage (V_{TT_IN})-Output voltage($V_{TT} = \frac{1}{2}$ VDDQ) × Io(Ave)

Example) Where V_{TT_IN} =1.5V, VDDQ=1.5V, Io(Ave)= 0.5A


Power consumption(W) =
$$\{1.5(V)-0.75(V)\} \times 0.5(A)$$

= 0.375(W)


•Heat dissipation characteristics [Tc]




Heat dissipation characteristics [Ta] MSOP8




©VSON008X2030




Ordering part number



MSOP8





	Notes
	g or reproduction of this document, in part or in whole, is permitted without the ROHM Co.,Ltd.
The conten	t specified herein is subject to change for improvement without notice.
"Products")	It specified herein is for the purpose of introducing ROHM's products (hereinafte b. If you wish to use any such Product, please be sure to refer to the specifications be obtained from ROHM upon request.
illustrate th	of application circuits, circuit constants and any other information contained herein e standard usage and operations of the Products. The peripheral conditions mus to account when designing circuits for mass production.
However, s	was taken in ensuring the accuracy of the information specified in this document should you incur any damage arising from any inaccuracy or misprint of such , ROHM shall bear no responsibility for such damage.
examples of implicitly, a other partie	cal information specified herein is intended only to show the typical functions of and of application circuits for the Products. ROHM does not grant you, explicitly o ny license to use or exercise intellectual property or other rights held by ROHM and es. ROHM shall bear no responsibility whatsoever for any dispute arising from the technical information.
equipment	ets specified in this document are intended to be used with general-use electronic or devices (such as audio visual equipment, office-automation equipment, commu vices, electronic appliances and amusement devices).
The Produc	ts specified in this document are not designed to be radiation tolerant.
	M always makes efforts to enhance the quality and reliability of its Products, a ay fail or malfunction for a variety of reasons.
against the failure of ar shall bear r	sure to implement in your equipment using the Products safety measures to guard possibility of physical injury, fire or any other damage caused in the event of the product, such as derating, redundancy, fire control and fail-safe designs. ROHM responsibility whatsoever for your use of any Product outside of the prescribed of in accordance with the instruction manual.
system whi may result instrument fuel-contro any of the F	cts are not designed or manufactured to be used with any equipment, device or ch requires an extremely high level of reliability the failure or malfunction of which in a direct threat to human life or create a risk of human injury (such as a medica , transportation equipment, aerospace machinery, nuclear-reactor controller ller or other safety device). ROHM shall bear no responsibility in any way for use of Products for the above special purposes. If a Product is intended to be used for any al purpose, please contact a ROHM sales representative before purchasing.
be controlle	d to export or ship overseas any Product or technology specified herein that may ed under the Foreign Exchange and the Foreign Trade Law, you will be required to ense or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/