

Single-Chip 5G Wi-Fi IEEE 802.11ac MAC/Baseband/Radio with Integrated Bluetooth 4.1 for Automotive Applications

The Cypress CYW88335 single-chip device provides the highest level of integration for Automotive In-Vehicle Infotainment connectivity systems with integrated single-stream IEEE 802.11ac MAC/baseband/radio, Bluetooth 4.1. In IEEE 802.11ac mode, the WLAN operation supports rates of MCS0–MCS9 (up to 256 QAM) in 20 MHz, 40 MHz, and 80 MHz channels for data rates up to 433.3 Mbps. In addition, all the rates specified in IEEE 802.11a/b/g/n are supported. Included on-chip are 2.4 GHz and 5 GHz transmit amplifiers, and receive low-noise amplifiers. Optional external PAs, LNAs, and antenna diversity are also supported.

The CYW88335 offers an SDIO v3.0 interface for high speed 802.11ac connectivity. The Bluetooth host controller is interfaced over a 4-wire high speed UART and includes PCM for audio.

The CYW88335 brings the latest mobile connectivity technology to automotive infotainment, telematics and rear seat entertainment. Offering Automotive Grade 3 (–40°C to +85°C) temperature performance, the CYW88335 is tested to AECQ100 environmental stress guidelines and manufactured in ISO9001 and TS16949 certified facilities.

The CYW88335 implements highly sophisticated enhanced collaborative coexistence hardware mechanisms and algorithms, which ensure that WLAN and Bluetooth collaboration is optimized for maximum performance. In addition, coexistence support for external radios (such as LTE cellular, GPS, and WiMAX) is provided via an external interface. As a result, enhanced overall quality for simultaneous voice, video, and data transmission is achieved.

Cypress Part Numbering Scheme

Cypress is converting the acquired IoT part numbers from Broadcom to the Cypress part numbering scheme. Due to this conversion, there is no change in form, fit, or function as a result of offering the device with Cypress part number marking. The table provides Cypress ordering part number that matches an existing IoT part number.

Table 1. Mapping Table for Part Number between Broadcom and Cypress

Broadcom Part Number	Cypress Part Number		
BCM88335	CYW88335		
BCM88335L2CUBG	CYW88335L2CUBG		

Acronyms and Abbreviations

In most cases, acronyms and abbreviations are defined on first use.

For a comprehensive list of acronyms and other terms used in Cypress documents, go to http://www.cypress.com/glossary.

Features

IEEE 802.11x Key Features

- IEEE 802.11ac compliant.
- Single-stream spatial multiplexing up to 433.3 Mbps data rate.
- Supports 20, 40, and 80 MHz channels with optional SGI (256 QAM modulation).
- Full IEEE 802.11a/b/g/n legacy compatibility with enhanced performance.
- TX and RX low-density parity check (LDPC) support for improved range and power efficiency.
- Supports RX space-time block coding (STBC)
- Supports IEEE 802.11ac/n beamforming.
- On-chip power amplifiers and low-noise amplifiers for both bands.
- Support for optional front-end modules (FEM) with external PAs and LNAs
- Shared Bluetooth and WLAN receive signal path eliminates the need for an external power splitter while maintaining excellent sensitivity for both Bluetooth and WLAN.

- Internal fractional nPLL allows support for a wide range of reference clock frequencies
- Supports IEEE 802.15.2 external coexistence interface to optimize bandwidth utilization with other co-located wireless technologies such as LTE, GPS, or WiMAX
- Supports standard SDIO v3.0 (including DDR50 mode at 50 MHz and SDR104 mode at 208 MHz, 4-bit and 1-bit), and gSPI (48 MHz) host interfaces.
- Backward compatible with SDIO v2.0 host interfaces.
- Integrated ARMCR4[™] processor with tightly coupled memory for complete WLAN subsystem functionality, minimizing the need to wake up the applications processor for standard WLAN functions. This allows for further minimization of power consumption, while maintaining the ability to field upgrade with future features. On-chip memory includes 768 KB SRAM and 640 KB ROM.
- OneDriver[™] software architecture for easy migration from existing embedded WLAN and Bluetooth devices as well as future devices.

Cypress Semiconductor CorporationDocument Number: 002-15057 Rev. *A

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600



Bluetooth Key Features

- Complies with Bluetooth Core Specification Version 4.1 for automotive applications with provisions for supporting future specifications.
- Bluetooth Class 1 or Class 2 transmitter operation.
- Supports extended synchronous connections (eSCO), for enhanced voice quality by allowing for retransmission of dropped packets.
- Adaptive frequency hopping (AFH) for reducing radio frequency interference.
- Interface support, host controller interface (HCI) using a highspeed UART interface and PCM for audio data.
- Supports multiple simultaneous Advanced Audio Distribution Profiles (A2DP) for stereo sound.
- Automatic frequency detection for standard crystal and TCXO
- Supports low energy host wake-up for long term system sleep capability.

General Features

- Supports battery voltage range from 3.0V to 4.8V supplies with internal switching regulator.
- Programmable dynamic power management
- OTP: 502 bytes of user-accessible memory
- Nine GPIOs
- Package options:
 - □ 145 ball WLBGA (4.87 mm × 5.413 mm, 0.4 mm pitch)
- Security:
 □ WPA[™] and WPA2[™] (Personal) support for powerful encryption and authentication
 - □ AES and TKIP in hardware for faster data encryption and IEEE 802.11i compatibility
 - □ Reference WLAN subsystem provides Cisco® Compatible Extensions (CCX, CCX 2.0, CCX 3.0, CCX 4.0, CCX 5.0)
 - □ Reference WLAN subsystem provides Wi-Fi Protected Setup (WPS)
- Worldwide regulatory support: Global products supported with worldwide homologated design.




Figure 1. Functional Block Diagram

IoT Resources

Cypress provides a wealth of data at http://www.cypress.com/internet-things-iot to help you to select the right IoT device for your design, and quickly and effectively integrate the device into your design. Cypress provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates. Customers can acquire technical documentation and software from the Cypress Support Community website (http:// community.cypress.com/).



Contents

1. Overview	
1.1 Overview	4
1.2 Features	
1.3 Standards Compliance	6
1.4 Automotive Usage Model	
2. Power Supplies and Power Management	
2.1 Power Supply Topology	8
2.2 PMU Features	
2.3 WLAN Power Management	
2.4 PMU Sequencing	
2.5 Power-Off Shutdown	11
2.6 Power-Up/Power-Down/Reset Circuits	11
3. Frequency References	
3.1 Crystal Interface and Clock Generation	
3.2 External Frequency Reference	
3.2 Excellency Colorian	۱۰۰۰ ۱۷ ۱۷
3.3 Frequency Selection	۱۰۰ ۱۲ م
3.4 External 32.768 kHz Low-Power Oscillator	14 • •
4. Bluetooth Subsystem Overview	15
4.1 Features	
4.2 Bluetooth Radio	
5. Bluetooth Baseband Core	
5.1 Bluetooth 4.1 Features	
5.2 Bluetooth Low Energy	17
5.3 Link Control Layer	17
5.4 Test Mode Support	
5.5 Bluetooth Power Management Unit	
5.6 Adaptive Frequency Hopping	22
5.7 Advanced Bluetooth/WLAN Coexistence	22
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and	22
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans)	22
5.7 Advanced Bluetooth/WLAN Coexistence	22
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans)	22 23
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans)	22 23 23
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans)	22 23 23
5.7 Advanced Bluetooth/WLAN Coexistence	22 23 23 23
5.7 Advanced Bluetooth/WLAN Coexistence	22 23 23 23
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview	22 23 23 23 24
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview	22 23 23 23 24 24
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface	22 23 23 24 24 30
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions	22 23 23 24 34 31
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview	22 23 23 24 30 34 34
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview	22 23 23 23 24 24 24 24 24 24 24 24 24 24 24 24 24
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions 8.1 WLAN CPU and Memory Subsystem 8.2 One-Time Programmable Memory 8.3 GPIO Interface	22 23 23 23 24 30 34 34 34 34
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions 8.1 WLAN CPU and Memory Subsystem 8.2 One-Time Programmable Memory 8.3 GPIO Interface 8.4 External Coexistence Interface	22 23 23 23 24 30 31 34 34 34 34 34 34
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions 8.1 WLAN CPU and Memory Subsystem 8.2 One-Time Programmable Memory 8.3 GPIO Interface 8.4 External Coexistence Interface 8.5 UART Interface	22 23 23 24 30 34 34 34 34 35 35
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions 8.1 WLAN CPU and Memory Subsystem 8.2 One-Time Programmable Memory 8.3 GPIO Interface 8.4 External Coexistence Interface 8.5 UART Interface 8.6 JTAG Interface	22 23 23 24 31 34 34 34 35 35 35
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview	22 22 23 24 34 34 35 35 35 35 35
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions 8.1 WLAN CPU and Memory Subsystem 8.2 One-Time Programmable Memory 8.3 GPIO Interface 8.4 External Coexistence Interface 8.5 UART Interface 8.6 JTAG Interface 9. WLAN Host Interfaces 9.1 SDIO v3.0	22 22 23 24 34 34 35 35 35 35 35 35 35 35 35
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions 8.1 WLAN CPU and Memory Subsystem 8.2 One-Time Programmable Memory 8.3 GPIO Interface 8.4 External Coexistence Interface 8.5 UART Interface 8.6 JTAG Interface 9. WLAN Host Interfaces 9.1 SDIO v3.0 9.2 Generic SPI Mode	22 23 23 23 24 30 34 34 35 35 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36 36
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions 8.1 WLAN CPU and Memory Subsystem 8.2 One-Time Programmable Memory 8.3 GPIO Interface 8.4 External Coexistence Interface 8.5 UART Interface 8.6 JTAG Interface 9. WLAN Host Interface 9. WLAN Host Interfaces 9.1 SDIO v3.0 9.2 Generic SPI Mode 10. Wireless LAN MAC and PHY	22 23 23 24 34 34 35 36 3
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions 8.1 WLAN CPU and Memory Subsystem 8.2 One-Time Programmable Memory 8.3 GPIO Interface 8.4 External Coexistence Interface 8.5 UART Interface 8.6 JTAG Interface 9. WLAN Host Interface 9.1 SDIO v3.0 9.2 Generic SPI Mode 10. Wireless LAN MAC and PHY	22232324343434363636363636363636363636363636
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions 8.1 WLAN CPU and Memory Subsystem 8.2 One-Time Programmable Memory 8.3 GPIO Interface 8.4 External Coexistence Interface 8.5 UART Interface 8.6 JTAG Interface 9. WLAN Host Interface 9.1 SDIO v3.0 9.2 Generic SPI Mode 10.1 IEEE 802.11ac MAC 10.2 IEEE 802.11ac MAC	22 23 23 24 34 34 35 36 .
5.7 Advanced Bluetooth/WLAN Coexistence 5.8 Fast Connection (Interlaced Page and Inquiry Scans) 6. Microprocessor and Memory Unit for Bluetooth 6.1 Overview 6.2 RAM, ROM, and Patch Memory 6.3 Reset 7. Bluetooth Peripheral Transport Unit 7.1 PCM Interface 7.2 UART Interface 7.3 I ² S Interface 8. WLAN Global Functions 8.1 WLAN CPU and Memory Subsystem 8.2 One-Time Programmable Memory 8.3 GPIO Interface 8.4 External Coexistence Interface 8.5 UART Interface 8.6 JTAG Interface 9. WLAN Host Interface 9.1 SDIO v3.0 9.2 Generic SPI Mode 10. Wireless LAN MAC and PHY	222323243434343434343434343536

	50
11.3 Calibration	50
12. Pinout and Signal Descriptions	52
12.1 Ball Maps	52
12.2 Signal Descriptions	
12.3 WLAN GPIO Signals and Strapping Options	
12.4 GPIO/SDIO Alternative Signal Functions	61
12.5 I/O States	
13. DC Characteristics	
13.1 Absolute Maximum Ratings	
13.2 Environmental Ratings	
13.3 Electrostatic Discharge Specifications	65
13.4 Recommended Operating Conditions and	
DC Characteristics	
14. Bluetooth RF Specifications	
15. WLAN RF Specifications	
15.1 Introduction	
15.2 2.4 GHz Band General RF Specifications	74
15.3 WLAN 2.4 GHz Receiver Performance	
Specifications	75
15.4 WLAN 2.4 GHz Transmitter Performance	
Specifications	79
15.5 WLAN 5 GHz Receiver Performance	00
Specifications	80
15.6 WLAN 5 GHz Transmitter Performance	00
Specifications	
15.7 General Spurious Emissions Specifications 16. Internal Regulator Electrical Specifications	
16.1 Core Buck Switching Regulator	
16.2 3.3V LDO (LDO3P3)	
16.3 2.5V LDO (BTLDO2P5)	00
16.4 CLDO	
16.5 LNLDO	
17. System Power Consumption	
17.1 WLAN Current Consumption	90
17.1 WLAN Current Consumption	
17.2 Bluetooth Current Consumption	91
17.2 Bluetooth Current Consumption	91 92
17.2 Bluetooth Current Consumption	91 92 92
17.2 Bluetooth Current Consumption	91 92 92 101
17.2 Bluetooth Current Consumption	91 92 92 101
17.2 Bluetooth Current Consumption	91 92 92 101 102
17.2 Bluetooth Current Consumption 18. Interface Timing and AC Characteristics 18.1 SDIO/gSPI Timing 18.2 JTAG Timing 19. Power-Up Sequence and Timing 19.1 Sequencing of Reset and Regulator Control Signals 20. Package Information	91 92 92 101 102 105
17.2 Bluetooth Current Consumption 18. Interface Timing and AC Characteristics 18.1 SDIO/gSPI Timing 18.2 JTAG Timing 19. Power-Up Sequence and Timing 19.1 Sequencing of Reset and Regulator Control Signals	91 92 92 101 102 105
17.2 Bluetooth Current Consumption 18. Interface Timing and AC Characteristics 18.1 SDIO/gSPI Timing 18.2 JTAG Timing 19. Power-Up Sequence and Timing 19.1 Sequencing of Reset and Regulator Control Signals 20. Package Information 20.1 Package Thermal Characteristics 20.2 Junction Temperature Estimation and	91 92 92 101 102 105 105
17.2 Bluetooth Current Consumption 18. Interface Timing and AC Characteristics 18.1 SDIO/gSPI Timing 18.2 JTAG Timing 19. Power-Up Sequence and Timing 19.1 Sequencing of Reset and Regulator Control Signals 20. Package Information 20.1 Package Thermal Characteristics 20.2 Junction Temperature Estimation and PSI _{JT} Versus THETA _{JC}	91 92 92 101 102 105 105
17.2 Bluetooth Current Consumption 18. Interface Timing and AC Characteristics 18.1 SDIO/gSPI Timing 18.2 JTAG Timing 19. Power-Up Sequence and Timing 19.1 Sequencing of Reset and Regulator Control Signals 20. Package Information 20.1 Package Thermal Characteristics 20.2 Junction Temperature Estimation and PSI _{JT} Versus THETA _{JC} 20.3 Environmental Characteristics	91 92 92 101 102 105 105 105
17.2 Bluetooth Current Consumption 18. Interface Timing and AC Characteristics 18.1 SDIO/gSPI Timing 18.2 JTAG Timing 19. Power-Up Sequence and Timing 19.1 Sequencing of Reset and Regulator Control Signals 20. Package Information 20.1 Package Thermal Characteristics 20.2 Junction Temperature Estimation and PSI _{JT} Versus THETA _{JC} 20.3 Environmental Characteristics 21. Mechanical Information	91 92 92 101 102 105 105 105 106
17.2 Bluetooth Current Consumption 18. Interface Timing and AC Characteristics 18.1 SDIO/gSPI Timing 18.2 JTAG Timing 19. Power-Up Sequence and Timing 19.1 Sequencing of Reset and Regulator Control Signals 20. Package Information 20.1 Package Thermal Characteristics 20.2 Junction Temperature Estimation and PSI _{JT} Versus THETA _{JC} 20.3 Environmental Characteristics 21. Mechanical Information 22. Ordering Information	91 92 92 101 102 105 105 105 106 108
17.2 Bluetooth Current Consumption 18. Interface Timing and AC Characteristics 18.1 SDIO/gSPI Timing 18.2 JTAG Timing 19. Power-Up Sequence and Timing 19.1 Sequencing of Reset and Regulator Control Signals 20. Package Information 20.1 Package Thermal Characteristics 20.2 Junction Temperature Estimation and PSI _{JT} Versus THETA _{JC} 20.3 Environmental Characteristics 21. Mechanical Information 22. Ordering Information 23. References	91 92 92 101 102 105 105 105 106 108 108
17.2 Bluetooth Current Consumption 18. Interface Timing and AC Characteristics 18.1 SDIO/gSPI Timing 18.2 JTAG Timing 19. Power-Up Sequence and Timing 19.1 Sequencing of Reset and Regulator Control Signals 20. Package Information 20.1 Package Thermal Characteristics 20.2 Junction Temperature Estimation and PSI _{JT} Versus THETA _{JC} 20.3 Environmental Characteristics 21. Mechanical Information 22. Ordering Information	91 92 92 101 102 105 105 105 106 108 108 109



1. Overview


1.1 Overview

The Cypress CYW88335 single-chip device provides the highest level of integration for Automotive In-Vehicle Infotainment wireless connectivity systems, with integrated IEEE 802.11 a/b/g/n/ac MAC/baseband/radio, and Bluetooth 4.1 + enhanced data rate (EDR). It provides a small form-factor solution with minimal external components to drive down cost for mass volumes and allows for platform flexibility in size, form, and function.

The following figure shows the interconnect of all the major physical blocks in the CYW88335 and their associated external interfaces, which are described in greater detail in the following sections.



Figure 2. CYW88335 Block Diagram





1.2 Features

The CYW88335 supports the following features:

- IEEE 802.11a/b/g/n/ac dual-band radio with virtual-simultaneous dual-band operation
- Bluetooth v4.1 + EDR with integrated Class 1 PA
- Concurrent Bluetooth and WLAN operation
- On-chip WLAN driver execution capable of supporting IEEE 802.11 functionality
- WLAN host interface options:
 - □ SDIO v3.0 (1-bit/4-bit)—up to 208 MHz clock rate in SDR104 mode
 - □ gSPI—up to 48 MHz clock rate
- BT host digital interface (which can be used concurrently with the above interfaces):
 - □ UART (up to 4 Mbps)
- ECI—enhanced coexistence support, ability to coordinate BT SCO transmissions around WLAN receptions
- I²S/PCM for BT audio
- HCI high-speed UART (H4, H4+, H5) transport support
- Wideband speech support (16 bits linear data, MSB first, left justified at 4K samples/s for transparent air coding, both through I²S and PCM interface)
- Bluetooth SmartAudio[®] technology improves voice and music quality for automotive applications
- Bluetooth low-power inquiry and page scan
- Bluetooth Low Energy (BLE) support
- Bluetooth Packet Loss Concealment (PLC)
- Bluetooth Wide Band Speech (WBS)
- Audio rate-matching algorithms

1.3 Standards Compliance

The CYW88335 supports the following standards:

- Bluetooth 2.1 + EDR
- Bluetooth 3.0
- Bluetooth 4.1 (Bluetooth Low Energy)
- IEEE802.11ac single-stream mandatory and optional requirements for 20 MHz, 40 MHz, and 80 MHz channels
- IEEE 802.11n—Handheld Device Class (Section 11)
- IEEE 802.11a
- IEEE 802.11b
- IEEE 802.11g
- IEEE 802.11d
- IEEE 802.11h
- IEEE 802.11i



- Security:
 - □ WEP

 - □ WPA[™] Personal
 □ WPA2[™] Personal
 - □ WMM
 - □ WMM-PS (U-APSD)
 - □ WMM-SA
 - □ AES (Hardware Accelerator)
 - □ TKIP (HW Accelerator)
 - □ CKIP (SW Support)
- Proprietary Protocols:
 - □ CCXv2
 - □ CCXv3
 - □ CCXv4
 - □ CCXv5
- IEEE 802.15.2 Coexistence Compliance—on silicon solution compliant with IEEE 3 wire requirements

The CYW88335 will support the following future drafts/standards:

- IEEE 802.11r—Fast Roaming (between APs)
- IEEE 802.11w—Secure Management Frames
- IEEE 802.11 Extensions:
 - ☐ IEEE 802.11e QoS Enhancements (as per the WMM® specification is already supported)
 - ☐ IEEE 802.11h 5 GHz Extensions
 - □ IEEE 802.11i MAC Enhancements
 - □ IEEE 802.11k Radio Resource Measurement

1.4 Automotive Usage Model

The CYW88335 incorporates a number of unique features to simplify integration into automotive platforms. Its flexible PCM and UART interfaces enable it to transparently connect with existing platform circuits. In addition, the TCXO and LPO inputs allow the use of existing automotive features to further minimize the size, power, and cost of the complete system.

- The PCM interface provides multiple modes of operation to support both master and slave as well as hybrid interfacing to single or multiple external codec devices.
- The UART interface supports hardware flow control with tight integration to power-control sideband signaling to support the lowest power operation.
- The crystal oscillator interface accommodates any of the typical reference frequencies used by mobile platform architectures.
- The highly linear design of the radio transceiver ensures that the device has the lowest spurious emissions output regardless of the state of operation. It has been fully characterized in the global cellular bands.
- The transceiver design has excellent blocking and intermodulation performance in the presence of a cellular transmission (LTE, GSM[®], GPRS, CDMA, WCDMA, or iDEN).

The CYW88335 is designed to directly interface with new and existing automotive platform designs.



2. Power Supplies and Power Management

2.1 Power Supply Topology

One buck regulator, multiple LDO regulators, and a power management unit (PMU) are integrated into the CYW88335. All regulators are programmable via the PMU. These blocks simplify power supply design for Bluetooth and WLAN functions in embedded designs.

A single VBAT (3.0V to 4.8V DC maximum) and VIO supply (1.8V to 3.3V) can be used, with all additional voltages being provided by the regulators in the CYW88335.

Two control signals, BT_REG_ON and WL_REG_ON, are used to power up the regulators and take the respective section out of reset. The CBUCK CLDO and LNLDO power up when any of the reset signals are deasserted. All regulators are powered down only when both BT_REG_ON and WL_REG_ON are deasserted. The CLDO and LNLDO may be turned off and on based on the dynamic demands of the digital baseband.

The CYW88335 allows for an extremely low power-consumption mode by completely shutting down the CBUCK, CLDO, and LNLDO regulators. When in this state, LPLDO1 and LPLDO2 (which are low-power linear regulators that are supplied by the system VIO supply) provide the CYW88335 with all the voltages it requires, further reducing leakage currents.


2.2 PMU Features

- VBAT to 1.35V (275 mA nominal, 600 mA maximum) Core-Buck (CBUCK) switching regulator
- VBAT to 3.3V (200 mA nominal, 450 mA maximum) LDO3P3
- VBAT to 2.5V (15 mA nominal, 70 mA maximum) BTLDO2P5
- 1.35V to 1.2V (100 mA nominal, 150 mA maximum) LNLDO
- 1.35V to 1.2V (175 mA nominal, 300 mA maximum) CLDO with bypass mode for deep-sleep
- Additional internal LDOs (not externally accessible)



Figure 3 shows the regulators and a typical power topology.

Figure 3. Typical Power Topology for the CYW88335





2.3 WLAN Power Management

All areas of the chip design are optimized to minimize power consumption. Silicon processes and cell libraries were chosen to reduce leakage current and supply voltages. Additionally, the CYW88335 integrated RAM is a high Vt memory with dynamic clock control. The dominant supply current consumed by the RAM is leakage current only. Additionally, the CYW88335 includes an advanced WLAN power management unit (PMU) sequencer. The PMU sequencer provides significant power savings by putting the CYW88335 into various power management states appropriate to the current environment and activities that are being performed. The power management unit enables and disables internal regulators, switches, and other blocks based on a computation of the required resources and a table that describes the relationship between resources and the time needed to enable and disable them. Power-up sequences are fully programmable. Configurable, free-running counters (running at the 32.768 kHz LPO clock frequency) in the PMU sequencer are used to turn on and turn off individual regulators and power switches. Clock speeds are dynamically changed (or gated altogether) for the current mode. Slower clock speeds are used wherever possible.

The CYW88335 WLAN power states are described as follows:

- Active mode—All WLAN blocks in the CYW88335 are powered up and fully functional with active carrier sensing and frame transmission and receiving. All required regulators are enabled and put in the most efficient mode based on the load current. Clock speeds are dynamically adjusted by the PMU sequencer.
- Doze mode—The radio, analog domains, and most of the linear regulators are powered down. The rest of the CYW88335 remains powered up in an IDLE state. All main clocks (PLL, crystal oscillator or TCXO) are shut down to reduce active power consumption to the minimum. The 32.768 kHz LPO clock is available only for the PMU sequencer. This condition is necessary to allow the PMU sequencer to wake up the chip and transition to Active mode. In Doze mode, the primary power consumed is due to leakage current.
- Deep-sleep mode—Most of the chip, including both analog and digital domains, and most of the regulators are powered off. Logic states in the digital core are saved and preserved into a retention memory in the always-ON domain before the digital core is powered off. Upon a wake-up event triggered by the PMU timers, an external interrupt, or a host resume through the SDIO bus, logic states in the digital core are restored to their pre-deep-sleep settings to avoid lengthy HW reinitialization.
- Power-down mode—The CYW88335 is effectively powered off by shutting down all internal regulators. The chip is brought out of this mode by external logic reenabling the internal regulators.

2.4 PMU Sequencing

The PMU sequencer is responsible for minimizing system power consumption. It enables and disables various system resources based on a computation of the required resources and a table that describes the relationship between resources and the time needed to enable and disable them.

Resource requests may come from several sources: clock requests from cores, the minimum resources defined in the ResourceMin register, and the resources requested by any active resource request timers. The PMU sequencer maps clock requests into a set of resources required to produce the requested clocks.

Each resource is in one of four states (enabled, disabled, transition_on, and transition_off) and has a timer that contains 0 when the resource is enabled or disabled and a nonzero value in the transition states. The timer is loaded with the time_on or time_off value of the resource when the PMU determines that the resource must be enabled or disabled. That timer decrements on each 32.768 kHz PMU clock. When it reaches 0, the state changes from transition_off to disabled or transition_on to enabled. If the time_on value is 0, the resource can go immediately from disabled to enabled. Similarly, a time_off value of 0 indicates that the resource can go immediately from enabled to disabled. The terms enable sequence and disable sequence refer to either the immediate transition or the timer load-decrement sequence.

During each clock cycle, the PMU sequencer performs the following actions:

- Computes the required resource set based on requests and the resource dependency table.
- Decrements all timers whose values are non zero. If a timer reaches 0, the PMU clears the ResourcePending bit for the resource and inverts the ResourceState bit.
- Compares the request with the current resource status and determines which resources must be enabled or disabled.
- Initiates a disable sequence for each resource that is enabled, no longer being requested, and has no powered up dependents.
- Initiates an enable sequence for each resource that is disabled, is being requested, and has all of its dependencies enabled.



2.5 Power-Off Shutdown

The CYW88335 provides a low-power shutdown feature that allows the device to be turned off while the host, and any other devices in the system, remain operational. When the CYW88335 is not needed in the system, VDDIO_RF and VDDC are shut down while VDDIO remains powered. This allows the CYW88335 to be effectively off while keeping the I/O pins powered so that they do not draw extra current from any other devices connected to the I/O.

During a low-power shut-down state, the provided VDDIO remains applied to the CYW88335, all outputs are tristated, and most input signals are disabled. Input voltages must remain within the limits defined for normal operation. This is done to prevent current paths or create loading on any digital signals in the system, and enables the CYW88335 to be fully integrated in an embedded device and take full advantage of the lowest power-savings modes.

When the CYW88335 is powered on from this state, it is the same as a normal power-up, and the device does not retain any information about its state from before it was powered down.

2.6 Power-Up/Power-Down/Reset Circuits

The CYW88335 has two signals (see Table 2) that enable or disable the Bluetooth and WLAN circuits and the internal regulator blocks, allowing the host to control power consumption. For timing diagrams of these signals and the required power-up sequences, see Power-Up Sequence and Timing on page 102.

Table 2. Power-Up/Power-Down/Reset Control Signals

Signal	Description
WL_REG_ON	This signal is used by the PMU (with BT_REG_ON) to power up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal CYW88335 regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low, the WLAN section is in reset. If BT_REG_ON and WL_REG_ON are both low, the regulators are disabled. This pin has an internal 200 k Ω pull-down resistor that is enabled by default. It can be disabled through programming.
BT_REG_ON	This signal is used by the PMU (with WL_REG_ON) to decide whether or not to power down the internal CYW88335 regulators. If BT_REG_ON and WL_REG_ON are low, the regulators will be disabled. This pin has an internal 200 k Ω pull-down resistor that is enabled by default. It can be disabled through programming.



3. Frequency References

An external crystal is used for generating all radio frequencies and normal operation clocking. As an alternative, an external frequency reference may be used. In addition, a low-power oscillator (LPO) is provided for lower power mode timing.

3.1 Crystal Interface and Clock Generation

The CYW88335 can use an external crystal to provide a frequency reference. The recommended configuration for the crystal oscillator, including all external components, is shown in Figure 4. Consult the reference schematics for the latest configuration and recommended components.

WRF_XTAL_IN

37.4 MHz

X ohms *

WRF_XTAL_OUT

* Values determined by crystal drive level. See reference schematics for details.

Figure 4. Recommended Oscillator Configuration

A fractional-N synthesizer in the CYW88335 generates the radio frequencies, clocks, and data/packet timing, enabling the CYW88335 to operate using a wide selection of frequency references.

For SDIO applications, the recommended default frequency reference is a 37.4 MHz crystal. The signal characteristics for the crystal interface are listed in Table 3 on page 13.

Note: Although the fractional-N synthesizer can support alternative reference frequencies, frequencies other than the default require support to be added in the driver, plus additional extensive system testing. Contact Cypress for details.

3.2 External Frequency Reference

As an alternative to a crystal, an external precision frequency reference can be used. The recommended default frequency is 37.4 MHz. This must meet the phase noise requirements listed in Table 3.

If used, the external clock should be connected to the WRF_XTAL_IN pin through an external 1000 pF coupling capacitor, as shown in Figure 5. The internal clock buffer connected to this pin will be turned off when the CYW88335 goes into sleep mode. When the clock buffer turns on and off, there will be a small impedance variation. Power must be supplied to the WRF_XTAL_BUCK_VDD1P5 pin.




Figure 5. Recommended Circuit to Use with an External Reference Clock



Table 3. Crystal Oscillator and External Clock—Requirements and Performance

Parameter	Conditions/Notes	Crystal ^a			External Frequency Reference ^{b c}			
		Min.	Тур.	Max.	Min.	Тур.	Max.	Units
Frequency	2.4 GHz and 5 GHz bands, IEEE 802.11ac operation	35	37.4	38.4	-	37.4	-	MHz
Frequency	5 GHz band, IEEE 802.11n operation only	19	37.4	38.4	35	37.4	38.4	MHz
Frequency	2.4 GHz band IEEE 802.11n operation, and both bands legacy 802.11a/b/g operation only		Range	es betwe	en 19 MH	Hz and 38	3.4 MHz ^d	
Frequency tolerance over the lifetime of the equipment, including temperature	Without trimming	-20	_	20	-20	-	20	ppm
Crystal load capacitance	-	-	12	_	_	_	-	pF
ESR	-	-	_	60	_	_	_	Ω
Drive level	External crystal must be able to tolerate this drive level.	200	_	-	-	-	_	μW
Input impedance	Resistive	-	_	_	30k	100k	_	Ω
(WRF_XTAL_IN)	Capacitive	-	_	7.5	_	_	7.5	pF
WRF_XTAL_IN input low level	DC-coupled digital signal	-	_	-	0	-	0.2	V
WRF_XTAL_IN input high level	DC-coupled digital signal	_	_	-	1.0	_	1.26	V
WRF_XTAL_IN input voltage (see Figure 5)	AC-coupled analog signal	_	_	-	1000	-	1200	mV _{p-p}
Duty cycle	37.4 MHz clock	ı	_	_	40	50	60	%
Phase noise ^f	37.4 MHz clock at 10 kHz offset	_	_	-	_	_	-129	dBc/Hz
(IEEE 802.11b/g)	37.4 MHz clock at 100 kHz offset	-	_	_	_	-	-136	dBc/Hz
Phase noise ^f	37.4 MHz clock at 10 kHz offset	_	_	_	_	_	-137	dBc/Hz
(IEEE 802.11a)	37.4 MHz clock at 100 kHz offset	_	_	_	_	-	-144	dBc/Hz
Phase noise ^f	37.4 MHz clock at 10 kHz offset	_	_	_	_	_	-134	dBc/Hz
(IEEE 802.11n, 2.4 GHz)	37.4 MHz clock at 100 kHz offset	_	_	-	_	_	-141	dBc/Hz
Phase noise ^f	37.4 MHz clock at 10 kHz offset	_	_	_	_	_	-142	dBc/Hz
(IEEE 802.11n, 5 GHz)	37.4 MHz clock at 100 kHz offset	_	_	_	_	-	-149	dBc/Hz
Phase noise ^f	37.4 MHz clock at 10 kHz offset	_	_	-	_	_	-148	dBc/Hz
(IEEE 802.11ac, 5 GHz)	37.4 MHz clock at 100 kHz offset	_	_	-	_	_	-155	dBc/Hz

a. (Crystal) Use WRF_XTAL_IN and WRF_XTAL_OUT.
 b. See "External Frequency Reference" on page 12 for alternative connection methods.
 c. For a clock reference other than 37.4 MHz, 20 × log10(f/37.4) dB should be added to the limits, where f = the reference clock frequency in MHz.

The frequency step size is approximately 80 Hz.
 It is the responsibility of the equipment designer to select oscillator components that comply with these specifications.
 Assumes that external clock has a flat phase-noise response above 100 kHz.



3.3 Frequency Selection

Any frequency within the ranges specified for the crystal and TCXO reference may be used. These include not only the standard mobile platform reference frequencies of 19.2, 19.8, 24, 26, 33.6, 37.4, and 38.4 MHz, but also other frequencies in this range with an approximate resolution of 80 Hz. The CYW88335 must have the reference frequency set correctly in order for any of the UART or PCM interfaces to function correctly, since all bit timing is derived from the reference frequency.

Note: The fractional-N synthesizer can support many reference frequencies. However, frequencies other than the default require support to be added in the driver plus additional, extensive system testing. Contact Cypress for details.

The reference frequency for the CYW88335 may be set in the following ways:

- Set the *xtalfreq=xxxxx* parameter in the nvram.txt file (used to load the driver) to correctly match the crystal frequency.
- Autodetect any of the standard handset reference frequencies using an external LPO clock.

For applications where the reference frequency is one of the standard frequencies commonly used, the CYW88335 automatically detects the reference frequency and programs itself to the correct reference frequency. In order for automatic frequency detection to work correctly, the CYW88335 must have a valid and stable 32.768 kHz LPO clock that meets the requirements listed in Table 4 on page 14 and is present during power-on reset.

3.4 External 32.768 kHz Low-Power Oscillator

The CYW88335 uses a secondary low-frequency clock for low-power-mode timing. An external 32.768 kHz precision oscillator is required.

Use a precision external 32.768 kHz clock that meets the requirements listed in Table 4.

Table 4. External 32.768 kHz Sleep Clock Specifications

Parameter	LPO Clock	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	±200	ppm
Duty cycle	30–70	%
Input signal amplitude	200–1800	mV, p-p
Signal type	Square-wave or sine-wave	-
Input impedance ^a	>100k <5	Ω pF
Clock jitter (during initial start-up)	<10,000	ppm

a. When power is applied or switched off.



4. Bluetooth Subsystem Overview

The Cypress CYW88335 is a Bluetooth 4.1 + EDR-compliant, baseband processor/2.4 GHz transceiver. It features the highest level of integration and eliminates all critical external components, thus minimizing the footprint, power consumption, and system cost of a Bluetooth solution.

The CYW88335 is the optimal solution for any Bluetooth voice and/or data application. The Bluetooth subsystem presents a standard Host Controller Interface (HCI) via a high-speed UART and PCM for audio. The CYW88335 incorporates all Bluetooth 4.1 features including Secure Simple Pairing, Sniff Subrating, and Encryption Pause and Resume.

The CYW88335 Bluetooth radio transceiver provides enhanced radio performance to meet Automotive Grade 3 temperature applications and the tightest integration into automotive platforms. It is fully compatible with any of the standard TCXO frequencies and provides full radio compatibility to operate simultaneously with GPS, WLAN, and cellular radios.

The Bluetooth transmitter also features a Class 1 power amplifier with Class 2 capability.

4.1 Features

Major Bluetooth features of the CYW88335 include:

- Supports key features of upcoming Bluetooth standards
- Fully supports Bluetooth Core Specification version 4.1 + (Enhanced Data Rate) EDR features:
 - □ Adaptive Frequency Hopping (AFH)
 - □ Quality of Service (QoS)
 - ☐ Extended Synchronous Connections (eSCO)—Voice Connections
 - ☐ Fast Connect (interlaced page and inquiry scans)
 - ☐ Secure Simple Pairing (SSP)
 - ☐ Sniff Subrating (SSR)
 - ☐ Encryption Pause Resume (EPR)
 - ☐ Extended Inquiry Response (EIR)
 - ☐ Link Supervision Timeout (LST)
- UART baud rates up to 4 Mbps
- Supports Bluetooth 4.1 for automotive applications
- Supports maximum Bluetooth data rates over HCI UART
- Multipoint operation with up to seven active slaves
 - ☐ Maximum of seven simultaneous active ACL links
 - □ Maximum of three simultaneous active SCO and eSCO connections with scatternet support
- Trigger Broadcom fast connect (TBFC)
- Narrowband and wideband packet loss concealment
- Scatternet operation with up to four active piconets with background scan and support for scatter mode
- High-speed HCI UART transport support with low-power out-of-band BT_DEV_WAKE and BT_HOST_WAKE signaling (see Host Controller Power Management on page 19)
- Channel quality driven data rate and packet type selection
- Standard Bluetooth test modes
- Extended radio and production test mode features
- Full support for power savings modes
 - □ Bluetooth clock request
 - □ Bluetooth standard sniff
 - □ Deep-sleep modes and software regulator shutdown
- TCXO input and autodetection of all standard handset clock frequencies. Also supports a low-power crystal, which can be used during power save mode for better timing accuracy.



4.2 Bluetooth Radio

The CYW88335 has an integrated radio transceiver that has been optimized for use in 2.4 GHz Bluetooth wireless systems. It has been designed to provide low-power, low-cost, robust communications for applications operating in the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with the Bluetooth Radio Specification and EDR specification and meets or exceeds the requirements to provide the highest communication link quality.

4.2.1 Transmitter

The CYW88335 features a fully integrated zero-IF transmitter. The baseband transmit data is GFSK-modulated in the modem block and upconverted to the 2.4 GHz ISM band in the transmitter path. The transmitter path performs signal filtering, I/Q upconversion, output power amplification, and RF filtering. The transmitter path also incorporates π /4-DQPSK and 8-DPSK modulations for 2 Mbps and 3 Mbps EDR support, respectively. The transmitter section is compatible to the Bluetooth Low Energy specification. The transmitter PA bias can also be adjusted to provide Bluetooth Class 1 or Class 2 operation.

Digital Modulator

The digital modulator performs the data modulation and filtering required for the GFSK, π /4-DQPSK, and 8-DPSK signal. The fully digital modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted signal and is much more stable than direct VCO modulation schemes.

Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit-synchronization algorithm.

Power Amplifier

The fully integrated PA supports Class 1 or Class 2 output using a highly linearized, temperature-compensated design. This provides greater flexibility in front-end matching and filtering. Due to the linear nature of the PA combined with some integrated filtering, external filtering is required to meet the Bluetooth and regulatory harmonic and spurious requirements. For integrated telematics applications in which Bluetooth is integrated next to the cellular radio, external filtering can be applied to achieve near-thermal-noise levels for spurious and radiated noise emissions. The transmitter features a sophisticated on-chip transmit signal strength indicator (TSSI) block to keep the absolute output power variation within a tight range across process, voltage, and temperature.

4.2.2 Receiver

The receiver path uses a low-IF scheme to downconvert the received signal for demodulation in the digital demodulator and bit synchronizer. The receiver path provides a high degree of linearity, an extended dynamic range, and high-order on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band. The front-end topology, with built-in out-of-band attenuation, enables the CYW88335 to be used in most applications with minimal off-chip filtering. For integrated telematics operation, in which the Bluetooth function is integrated close to the cellular transmitter, external filtering is required to eliminate the desensitization of the receiver by the cellular transmit signal.

Digital Demodulator and Bit Synchronizer

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit synchronization algorithm.

Receiver Signal Strength Indicator

The radio portion of the CYW88335 provides a Receiver Signal Strength Indicator (RSSI) signal to the baseband, so that the controller can determine whether the transmitter should increase or decrease its output power.

Local Oscillator Generation

Local Oscillator (LO) generation provides fast frequency hopping (1600 hops/second) across the 79 maximum available channels. The LO generation subblock employs an architecture for high immunity to LO pulling during PA operation. The CYW88335 uses an internal RF and IF loop filter.

Calibration

The CYW88335 radio transceiver features an automated calibration scheme that is fully self contained in the radio. No user interaction is required during normal operation or during manufacturing to provide the optimal performance. Calibration optimizes the performance of all the major blocks within the radio to within 2% of optimal conditions, including gain and phase characteristics of filters, matching between key components, and key gain blocks. This takes into account process variation and temperature variation. Calibration occurs during normal operation during the settling time of the hops and calibrates for temperature variations as the device cools and heats during normal operation in its environment.



5. Bluetooth Baseband Core

The Bluetooth Baseband Core (BBC) implements all of the time critical functions required for high-performance Bluetooth operation. The BBC manages the buffering, segmentation, and routing of data for all connections. It also buffers data that passes through it, handles data flow control, schedules SCO/ACLTX/RX transactions, monitors Bluetooth slot usage, optimally segments and packages data into baseband packets, manages connection status indicators, and composes and decodes HCI packets. In addition to these functions, it independently handles HCI event types, and HCI command types.

The following transmit and receive functions are also implemented in the BBC hardware to increase reliability and security of the TX/RX data:

- Symbol timing recovery, data deframing, forward error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), data decryption, and data dewhitening in the receiver.
- Data framing, FEC generation, HEC generation, CRC generation, key generation, data encryption, and data whitening in the transmitter.

5.1 Bluetooth 4.1 Features

The BBC supports all Bluetooth 4.1 features, with the following benefits:

- Dual-mode Bluetooth Low Energy (BT and BLE operation)
- Extended Inquiry Response (EIR): Shortens the time to retrieve the device name, specific profile, and operating mode.
- Encryption Pause Resume (EPR): Enables the use of Bluetooth technology in a much more secure environment.
- Sniff Subrating (SSR): Optimizes power consumption for low duty cycle asymmetric data flow, which subsequently extends battery life.
- Secure Simple Pairing (SSP): Reduces the number of steps for connecting two devices, with minimal or no user interaction required.
- Link Supervision Time Out (LSTO): Additional commands added to HCI and Link Management Protocol (LMP) for improved link time-out supervision.
- QoS enhancements: Changes to data traffic control, which results in better link performance. Audio, human interface device (HID), bulk traffic, SCO, and enhanced SCO (eSCO) are improved with the erroneous data (ED) and packet boundary flag (PBF) enhancements.

5.2 Bluetooth Low Energy

The CYW88335 supports the Bluetooth Low Energy operating mode.

5.3 Link Control Layer

The link control layer is part of the Bluetooth link control functions that are implemented in dedicated logic in the link control unit (LCU). This layer consists of the command controller that takes commands from the software, and other controllers that are activated or configured by the command controller to perform the link control tasks. Each task performs a different state in the Bluetooth Link Controller.

- Major states:
 - □ Standby
 - Connection
- Substates:
 - □ Page
 - □ Page Scan
 - □ Inquiry
 - □ Inquiry Scan
 - □ Sniff



5.4 Test Mode Support

The CYW88335 fully supports Bluetooth Test mode as described in Part I:1 of the *Specification of the Bluetooth System Version 3.0*. This includes the transmitter tests, normal and delayed loopback tests, and reduced hopping sequence.

In addition to the standard Bluetooth Test Mode, the CYW88335 also supports enhanced testing features to simplify RF debugging, qualification, and type-approval testing. These features include:

- Fixed-frequency carrier-wave (unmodulated) transmission
 - ☐ Simplifies some type-approval measurements (Japan)
 - □ Aids in transmitter performance analysis
- Fixed-frequency constant-receiver mode
 - □ Receiver output directed to I/O pin
 - □ Allows for direct BER measurements using standard RF test equipment
 - □ Facilitates spurious emissions testing for receive mode
- Fixed frequency constant transmission
 - ☐ Eight-bit fixed pattern or PRBS-9
 - □ Enables modulated signal measurements with standard RF test equipment

5.5 Bluetooth Power Management Unit

The Bluetooth Power Management Unit (PMU) provides power management features that can be invoked by either software through power management registers or packet handling in the baseband core. The power management functions provided by the CYW88335 are:

- RF Power Management
- Host Controller Power Management
- BBC Power Management on page 21

5.5.1 RF Power Management

The BBC generates power-down control signals to the 2.4 GHz transceiver for the transmit path, receive path, PLL, and power amplifier. The transceiver then processes the power-down functions accordingly.

Page 19 of 110



5.5.2 Host Controller Power Management

When running in UART mode, the CYW88335 may be configured so that dedicated signals are used for power management handshaking between the CYW88335 and the host. The basic power saving functions supported by those handshaking signals include the standard Bluetooth defined power savings modes and standby modes of operation.

Table 5 describes the power-control handshake signals used with the UART interface.


Table 5. Power Control Pin Description

Signal	Mapped to Pin	Туре	Description
			Bluetooth device wake-up: Signal from the host to the CYW88335 indicating that the host requires attention.
DT DEV MALE	DT OBIO O		■ Asserted: The Bluetooth device must wake-up or remain awake.
BT_DEV_WAKE	BT_GPIO_0	l	■ Deasserted: The Bluetooth device may sleep when sleep criteria are met. The polarity of this signal is software configurable and can be asserted high or low.
			Host wake up. Signal from the CYW88335 to the host indicating that the CYW88335 requires attention.
BT HOST WAKE	BT GPIO 1	0	■ Asserted: host device must wake-up or remain awake.
			■ Deasserted: host device may sleep when sleep criteria are met. The polarity of this signal is software configurable and can be asserted high or low.
CLK_REQ	BT_CLK_REQ_OUT WL_CLK_REQ_OUT	0	The CYW88335 asserts CLK_REQ when either the Bluetooth or WLAN block wants the host to turn on the reference clock. The CLK_REQ polarity is active-high. Add an external 100 k Ω pull-down resistor to ensure the signal is deasserted when the CYW88335 powers up or resets when VDDIO is present.

Note: Pad function Control Register is set to 0 for these pins. See DC Characteristics on page 65 for more details.



Figure 6. Startup Signaling Sequence



- $\bullet \quad T_1 \text{ is the time for the host to settle its IOs after a reset.}$
- $\bullet \quad T_2 \ \text{is the time for the host to drive BT_REG_ON high after the host IOs are configured}.$
- T₃ is the time for the BTH device to settle its IOs after a reset and the reference clock settling time has elapsed.
- T₄ is the time for the BTH device to drive BT_UART_RTS_N low after the host drives BT_UART_CTS_N low. This assumes the BTH device has completed initialization.
- T₅ is the time for the BTH device to drive CLK_REQ_OUT high after BT_REG_ON goes high. The CLK_REQ_OUT pin is used
 in designs that have an external reference clock source from the host. It is irrelevant on clock-based designs where the
 BTH device generates its own reference clock from an external crystal connected to its oscillator circuit.
- The timing diagram assumes that VBAT is present.



5.5.3 BBC Power Management

The following are low-power operations for the BBC:

- Physical layer packet-handling turns the RF on and off dynamically within transmit/receive packets.
- Bluetooth-specified low-power connection modes: sniff, hold, and park. While in these modes, the CYW88335 runs on the low-power oscillator and wakes up after a predefined time period.
- Alow-power shutdown feature allows the device to be turned off while the host and any other devices in the system remain operational. When the CYW88335 is not needed in the system, the RF and core supplies are shut down while the I/O remains powered. This allows the CYW88335 to effectively be off while keeping the I/O pins powered so they do not draw extra current from any other devices connected to the I/O.

During the low-power shut-down state, provided VDDIO remains applied to the CYW88335, all outputs are tristated, and most input signals are disabled. Input voltages must remain within the limits defined for normal operation. This is done to prevent current paths or create loading on any digital signals in the system and enables the CYW88335 to be fully integrated in an embedded device to take full advantage of the lowest power-saving modes.

Two CYW88335 input signals are designed to be high-impedance inputs that do not load the driving signal even if the chip does not have VDDIO power supplied to it: the frequency reference input (WRF_TCXO_IN) and the 32.768 kHz input (LPO). When the CYW88335 is powered on from this state, it is the same as a normal power-up, and the device does not contain any information about its state from the time before it was powered down.

5.5.4 Wideband Speech

The CYW88335 provides support for wideband speech (WBS) using on-chip SmartAudio technology. The CYW88335 can perform subband-codec (SBC), as well as mSBC, encoding and decoding of linear 16 bits at 16 kHz (256 kbps rate) transferred over the PCM bus.

5.5.5 Packet Loss Concealment

Packet Loss Concealment (PLC) improves apparent audio quality for systems with marginal link performance. Bluetooth messages are sent in packets. When a packet is lost, it creates a gap in the received audio bitstream. Packet loss can be mitigated in several ways:

- Fill in zeros.
- Ramp down the output audio signal toward zero (this is the method used in current Bluetooth headsets).
- Repeat the last frame (or packet) of the received bitstream and decode it as usual (frame repeat).

These techniques cause distortion and popping in the audio stream. The CYW88335 uses a proprietary waveform extension algorithm to provide dramatic improvement in the audio quality. Figure 7 and Figure 8 show audio waveforms with and without Packet Loss Concealment. Cypress PLC and bit-error correction (BEC) algorithms also support wideband speech.






Figure 7. CVSD Decoder Output Waveform Without PLC







5.5.6 Audio Rate-Matching Algorithms

The CYW88335 has an enhanced rate-matching algorithm that uses interpolation algorithms to reduce audio stream jitter that may be present when the rate of audio data coming from the host is not the same as the Bluetooth audio data rates.

5.5.7 Codec Encoding

The CYW88335 can support SBC and mSBC encoding and decoding for wideband speech.

5.5.8 Multiple Simultaneous A2DP Audio Streams

The CYW88335 has the ability to take a single audio stream and output it to multiple Bluetooth devices simultaneously. This allows a user to share his or her music (or any audio stream) with a friend.

5.6 Adaptive Frequency Hopping

The CYW88335 gathers link quality statistics on a channel by channel basis to facilitate channel assessment and channel map selection. The link quality is determined using both RF and baseband signal processing to provide a more accurate frequency-hop map.

5.7 Advanced Bluetooth/WLAN Coexistence

The CYW88335 includes advanced coexistence technologies that are only possible with a Bluetooth/WLAN integrated die solution. These coexistence technologies are targeted at small form-factor platforms, such as infotainment and telematics modules, including applications such as VoWLAN + SCO and Video-over-WLAN + High Fidelity BT Stereo.

Support is provided for platforms that share a single antenna between Bluetooth and WLAN. The CYW88335 radio architecture allows for lossless simultaneous Bluetooth and WLAN reception for shared antenna applications. This is possible only via an integrated solution (shared LNA and joint AGC algorithm). It has superior performance versus implementations that need to arbitrate between Bluetooth and WLAN reception.

The CYW88335 integrated solution enables MAC-layer signaling (firmware) and a greater degree of sharing via an enhanced coexistence interface. Information is exchanged between the Bluetooth and WLAN cores without host processor involvement.

The CYW88335 also supports Transmit Power Control (TPC) on the STA together with standard Bluetooth TPC to limit mutual interference and receiver desensitization. Preemption mechanisms are utilized to prevent AP transmissions from colliding with Bluetooth frames. Improved channel classification techniques have been implemented in Bluetooth for faster and more accurate detection and elimination of interferers (including non-WLAN 2.4 GHz interference).

The Bluetooth AFH classification is also enhanced by the WLAN core's channel information.

5.8 Fast Connection (Interlaced Page and Inquiry Scans)

The CYW88335 supports page scan and inquiry scan modes that significantly reduce the average inquiry response and connection times. These scanning modes are compatible with the Bluetooth version 2.1 page and inquiry procedures.



6. Microprocessor and Memory Unit for Bluetooth

6.1 Overview

The Bluetooth microprocessor core is based on the ARM[®] Cortex-M3[™] 32-bit RISC processor with embedded ICE-RT debug and JTAG interface units. It runs software from the link control (LC) layer, up to the host controller interface (HCI).

The ARM core is paired with a memory unit that contains 608 KB of ROM memory for program storage and boot ROM, 192 KB of RAM for data scratch-pad and patch RAM code. The internal ROM allows for flexibility during power-on reset to enable the same device to be used in various configurations. At power-up, the lower-layer protocol stack is executed from the internal ROM memory.

External patches may be applied to the ROM-based firmware to provide flexibility for bug fixes or feature additions. These patches may be downloaded from the host to the CYW88335 through the UART transports.

6.2 RAM, ROM, and Patch Memory

The CYW88335 Bluetooth core has 192 KB of internal RAM which is mapped between general purpose scratch-pad memory and patch memory and 608 KB of ROM used for the lower-layer protocol stack, test mode software, and boot ROM. The patch memory capability enables feature additions and bug fixes to the ROM memory.

6.3 Reset

The CYW88335 has an integrated power-on reset circuit that resets all circuits to a known power-on state. The BT power-on reset (POR) circuit is out of reset after BT_REG_ON goes high. If BT_REG_ON is low, then the POR circuit is held in reset.



7. Bluetooth Peripheral Transport Unit

7.1 PCM Interface

The CYW88335 supports two independent PCM interfaces that share pins with the I²S interfaces. The PCM Interface on the CYW88335 can connect to linear PCM codec devices in master or slave mode. In master mode, the CYW88335 generates the PCM_CLK and PCM_SYNC signals, and in slave mode, these signals are provided by another master on the PCM interface and are inputs to the CYW88335.

The configuration of the PCM interface may be adjusted by the host through the use of vendor-specific HCI commands.

7.1.1 Slot Mapping

The CYW88335 supports up to three simultaneous full-duplex SCO or eSCO channels through the PCM interface. These three channels are time-multiplexed onto the single PCM interface by using a time-slotting scheme where the 8 kHz or 16 kHz audio sample interval is divided into as many as 16 slots. The number of slots is dependent on the selected interface rate of 128 kHz, 512 kHz, or 1024 kHz. The corresponding number of slots for these interface rate is 1, 2, 4, 8, and 16, respectively. Transmit and receive PCM data from an SCO channel is always mapped to the same slot. The PCM data output driver tristates its output on unused slots to allow other devices to share the same PCM interface signals. The data output driver tristates its output after the falling edge of the PCM clock during the last bit of the slot.

7.1.2 Frame Synchronization

The CYW88335 supports both short- and long-frame synchronization in both master and slave modes. In short-frame synchronization mode, the frame synchronization signal is an active-high pulse at the audio frame rate that is a single-bit period in width and is synchronized to the rising edge of the bit clock. The PCM slave looks for a high on the falling edge of the bit clock and expects the first bit of the first slot to start at the next rising edge of the clock. In long-frame synchronization mode, the frame synchronization signal is again an active-high pulse at the audio frame rate; however, the duration is three bit periods and the pulse starts coincident with the first bit of the first slot.

7.1.3 Data Formatting

The CYW88335 may be configured to generate and accept several different data formats. For conventional narrowband speech mode, the CYW88335 uses 13 of the 16 bits in each PCM frame. The location and order of these 13 bits can be configured to support various data formats on the PCM interface. The remaining three bits are ignored on the input and may be filled with 0s, 1s, a sign bit, or a programmed value on the output. The default format is 13-bit 2's complement data, left justified, and clocked MSB first.

7.1.4 Wideband Speech Support

When the host encodes Wideband Speech (WBS) packets in transparent mode, the encoded packets are transferred over the PCM bus for an eSCO voice connection. In this mode, the PCM bus is typically configured in master mode for a 4 kHz sync rate with 16-bit samples, resulting in a 64 Kbps bit rate. The CYW88335 also supports slave transparent mode using a proprietary rate-matching scheme. In SBC-code mode, linear 16-bit data at 16 kHz (256 Kbps rate) is transferred over the PCM bus.



7.1.5 Multiplexed Bluetooth Over PCM

To support multiple Bluetooth audio streams within the Bluetooth channel, both 16 kHz and 8 kHz streams can be multiplexed. This mode of operation is only supported when the Bluetooth host is the master. Figure 9 shows the operation of the multiplexed transport with three simultaneous SCO connections. To accommodate additional SCO channels, the transport clock speed is increased. To change between modes of operation, the transport must be halted and restarted in the new configuration.




Figure 9. Functional Multiplex Data Diagram



7.1.6 PCM Interface Timing

Short Frame Sync, Master Mode

Figure 10. PCM Timing Diagram (Short Frame Sync, Master Mode)




Table 6. PCM Interface Timing Specifications (Short Frame Sync, Master Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	_	-	12	MHz
2	PCM bit clock LOW	41	-	-	ns
3	PCM bit clock HIGH	41	-	-	ns
4	PCM_SYNC delay	0	-	25	ns
5	PCM_OUT delay	0	-	25	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns



Short Frame Sync, Slave Mode

Figure 11. PCM Timing Diagram (Short Frame Sync, Slave Mode)




Table 7. PCM Interface Timing Specifications (Short Frame Sync, Slave Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	-	-	12	MHz
2	PCM bit clock LOW	41	_	_	ns
3	PCM bit clock HIGH	41	_	_	ns
4	PCM_SYNC setup	8	_	_	ns
5	PCM_SYNC hold	8	_	_	ns
6	PCM_OUT delay	0	_	25	ns
7	PCM_IN setup	8	-	_	ns
8	PCM_IN hold	8	-	_	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns



Long Frame Sync, Master Mode

Figure 12. PCM Timing Diagram (Long Frame Sync, Master Mode)




Table 8. PCM Interface Timing Specifications (Long Frame Sync, Master Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	_	-	12	MHz
2	PCM bit clock LOW	41	-	_	ns
3	PCM bit clock HIGH	41	-	_	ns
4	PCM_SYNC delay	0	-	25	ns
5	PCM_OUT delay	0	-	25	ns
6	PCM_IN setup	8	-	-	ns
7	PCM_IN hold	8	-	-	ns
8	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns



Long Frame Sync, Slave Mode

Figure 13. PCM Timing Diagram (Long Frame Sync, Slave Mode)




Table 9. PCM Interface Timing Specifications (Long Frame Sync, Slave Mode)

Ref No.	Characteristics	Minimum	Typical	Maximum	Unit
1	PCM bit clock frequency	-	_	12	MHz
2	PCM bit clock LOW	41	_	_	ns
3	PCM bit clock HIGH	41	_	_	ns
4	PCM_SYNC setup	8	_	_	ns
5	PCM_SYNC hold	8	_	_	ns
6	PCM_OUT delay	0	_	25	ns
7	PCM_IN setup	8	_	_	ns
8	PCM_IN hold	8	_	_	ns
9	Delay from rising edge of PCM_BCLK during last bit period to PCM_OUT becoming high impedance	0	-	25	ns



7.2 UART Interface

The UART is a standard 4-wire interface (RX, TX, RTS, and CTS) with adjustable baud rates from 9600 bps to 4.0 Mbps. The interface features an automatic baud rate detection capability that returns a baud rate selection. Alternatively, the baud rate may be selected through a vendor-specific UART HCI command.

UART has a 1040-byte receive FIFO and a 1040-byte transmit FIFO to support EDR. Access to the FIFOs is conducted through the AHB interface through either DMA or the CPU. The UART supports the Bluetooth 4.1 UART HCI specification: H4, a custom Extended H4, and H5. The default baud rate is 115.2 Kbaud.

The UART supports the 3-wire H5 UART transport, as described in the Bluetooth specification ("Three-wire UART Transport Layer"). Compared to H4, the H5 UART transport reduces the number of signal lines required by eliminating the CTS and RTS signals.

The CYW88335 UART can perform XON/XOFF flow control and includes hardware support for the Serial Line Input Protocol (SLIP). It can also perform wake-on activity. For example, activity on the RX or CTS inputs can wake the chip from a sleep state.

Normally, the UART baud rate is set by a configuration record downloaded after device reset, or by automatic baud rate detection, and the host does not need to adjust the baud rate. Support for changing the baud rate during normal HCI UART operation is included through a vendor-specific command that allows the host to adjust the contents of the baud rate registers. The CYW88335 UARTs operate correctly with the host UART as long as the combined baud rate error of the two devices is within ±2%.

Table 10. Example of Common Baud Rates

Desired Rate	Actual Rate	Error (%)
4000000	400000	0.00
3692000	3692308	0.01
3000000	3000000	0.00
2000000	2000000	0.00
1500000	1500000	0.00
1444444	1454544	0.70
921600	923077	0.16
460800	461538	0.16
230400	230796	0.17
115200	115385	0.16
57600	57692	0.16
38400	38400	0.00
28800	28846	0.16
19200	19200	0.00
14400	14423	0.16
9600	9600	0.00






Figure 14. UART Timing

Table 11. UART Timing Specifications

Ref No.	Characteristics	Min.	Тур.	Max.	Unit
1	Delay time, UART_CTS_N low to UART_TXD valid	-	_	1.5	Bit period
2	Setup time, UART_CTS_N high before midpoint of stop bit	_	_	0.5	Bit period
3	Delay time, midpoint of stop bit to UART_RTS_N high	-	_	0.5	Bit period

7.3 I²S Interface

The CYW88335 supports two independent I²S digital audio ports. The I²S signals are:

I²S clock: I²S SCK
 I²S Word Select: I²S WS
 I²S Data Out: I²S SDO
 I²S Data In: I²S SDI

I²S SCK and I²S WS become outputs in master mode and inputs in slave mode, while I²S SDO always stays as an output. The channel word length is 16 bits and the data is justified so that the MSB of the left-channel data is aligned with the MSB of the I²S bus, per the I²S specification. The MSB of each data word is transmitted one bit clock cycle after the I²S WS transition, synchronous with the falling edge of bit clock. Left-channel data is transmitted when I²S WS is low, and right-channel data is transmitted when I²S WS is high. Data bits sent by the CYW88335 are synchronized with the falling edge of I2S_SCK and should be sampled by the receiver on the rising edge of I2S SSCK.

The clock rate in master mode is either of the following:

48 kHz x 32 bits per frame = 1.536 MHz 48 kHz x 50 bits per frame = 2.400 MHz

The master clock is generated from the input reference clock using a N/M clock divider.

In the slave mode, any clock rate is supported to a maximum of 3.072 MHz.



7.3.1 I²S Timing

Note: Timing values specified in Table 12 are relative to high and low threshold levels.

Table 12. Timing for I²S Transmitters and Receivers

	Transmitter			Receiver					
	Lower Limit		Upper Limit		Lower Limit		Upper Limit		
	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Notes
Clock Period T	T _{tr}	_	-	_	T _r	_	_	-	а
Master Mode: Clock generated by transmitter or receiver									
HIGH t _{HC}	0.35T _{tr}	_	_	_	0.35T _{tr}	_	_	_	b
LOWt _{LC}	0.35T _{tr}	_	_	_	0.35T _{tr}	_	_	_	b
Slave Mode: Clock accepted by transmitter or receiver									
HIGH t _{HC}	_	0.35T _{tr}	-	_	_	0.35T _{tr}	_	-	С
LOW t _{LC}	_	0.35T _{tr}	-	_	_	0.35T _{tr}	_	-	С
Rise time t _{RC}	_	_	0.15T _{tr}	_	_	_		-	d
			Trans	mitter					
Delay t _{dtr}	_	_	-	0.8T	_	_	_	-	е
Hold time t _{htr}	0	_	-	_	_	_	_	-	d
Receiver									
Setup time t _{sr}	_	_	_	_	_	0.2T _r	_		f
Hold time t _{hr}	_	_	_	_	_	0	_	_	f

- a. The system clock period T must be greater than T_{tr} and T_r because both the transmitter and receiver have to be able to handle the data transfer rate.
- b. At all data rates in master mode, the transmitter or receiver generates a clock signal with a fixed mark/space ratio. For this reason, t_{HC} and t_{LC} are specified with respect to T.
- c. In slave mode, the transmitter and receiver need a clock signal with minimum HIGH and LOW periods so that they can detect the signal. So long as the minimum periods are greater than 0.35T_r, any clock that meets the requirements can be used.
- d. Because the delay (t_{dtr}) and the maximum transmitter speed (defined by T_{tr}) are related, a fast transmitter driven by a slow clock edge can result in t_{dtr} not exceeding t_{RC} which means t_{htr} becomes zero or negative. Therefore, the transmitter has to guarantee that t_{htr} is greater than or equal to zero, so long as the clock rise-time t_{PC} is not more than t_{PCmax}, where t_{PCmax} is not less than 0.15T_{tr}.
- clock rise-time t_{RC} is not more than t_{RCmax}, where t_{RCmax} is not less than 0.15T_{tr}.

 To allow data to be clocked out on a falling edge, the delay is specified with respect to the rising edge of the clock signal and T, always giving the receiver sufficient setup time.
- f. The data setup and hold time must not be less than the specified receiver setup and hold time.

Note: The time periods specified in Figure 15 and Figure 16 are defined by the transmitter speed. The receiver specifications must match transmitter performance.



 t_{RC}^* t_{HC} ≥ 0.35T $t_{LC} \ge 0.35T$ $V_H = 2.0V$ SCK $V_{L} = 0.8V$ $t_{otr} \le 0.8T$ SD and WS T = Clock period

Figure 15. I²S Transmitter Timing

T_{tr} = Minimum allowed clock period for transmitter

 $\mathsf{T} > \mathsf{T}_\mathsf{r}$

T_r = Minimum allowed clock period for transmitter




Figure 16. I²S Receiver Timing

^{*} t_{RC} is only relevant for transmitters in slave mode.



8. WLAN Global Functions

8.1 WLAN CPU and Memory Subsystem

The CYW88335 WLAN section includes an integrated ARM Cortex-R4[™] 32-bit processor with internal RAM and ROM. The ARM Cortex-R4 is a low-power processor that features low gate count, low interrupt latency, and low-cost debug capabilities. It is intended for deeply embedded applications that require fast interrupt response features. Delivering more than 30% performance gain over ARM7TDMI, the ARM Cortex-R4 implements the ARM v7-R architecture with support for the Thumb[®]-2 instruction set.

At 0.19 μ W/MHz, the Cortex-R4 is the most power efficient general-purpose microprocessor available, outperforming 8- and 16-bit devices on MIPS/ μ W. It supports integrated sleep modes.

Using multiple technologies to reduce cost, the ARM Cortex-R4 offers improved memory utilization, reduced pin overhead, and reduced silicon area. It supports independent buses for Code and Data access (ICode/DCode and System buses), and extensive debug features including real time trace of program execution.

On-chip memory for the CPU includes 768 KB SRAM and 640 KB ROM.

8.2 One-Time Programmable Memory

Various hardware configuration parameters may be stored in an internal One-Time Programmable (OTP) memory, which is read by the system software after device reset. In addition, customer-specific parameters, including the system vendor ID and the MAC address can be stored, depending on the specific board design. Customer accessible OTP memory is 502 bytes.

The initial state of all bits in an unprogrammed OTP device is 0. After any bit is programmed to a 1, it cannot be reprogrammed to 0. The entire OTP array can be programmed in a single write cycle using a utility provided with the Cypress WLAN manufacturing test tools. Alternatively, multiple write cycles can be used to selectively program specific bytes, but only bits which are still in the 0 state can be altered during each programming cycle.

Prior to OTP memory programming, all values should be verified using the appropriate editable nvram.txt file, which is provided with the reference board design package.

OTP programming is intended to be performed when the WLAN/BT hardware modules are manufactured. It should not be programmed in the field or by the automobile manufacturer. Additionally, OTP programming should be done in an environment where the room temperature is between 20°C and 30°C.

8.3 GPIO Interface

The following number of general-purpose I/O (GPIO) pins are available on the WLAN section of the CYW88335 that can be used to connect to various external devices:

■ WLBGA package – 9 GPIOs

Upon power up and reset, these pins become tristated. Subsequently, they can be programmed to be either input or output pins via the GPIO control register. In addition, the GPIO pins can be assigned to various other functions (see Table 22 on page 61).




8.4 External Coexistence Interface

An external handshake interface is available to enable signaling between the device and an external co-located wireless device, such as GPS, WiMAX, LTE, or UWB, to manage wireless medium sharing for optimum performance.

Figure 17 shows the LTE coexistence interface. See Table 22 on page 61 for details on multiplexed signals such as the GPIO pins. See Table 10 on page 30 for UART baud rates.

Figure 17. Cypress GCI or BT-SIG Mode LTE Coexistence Interface for the CYW88335



8.5 UART Interface

One 2-wire UART interface can be enabled by software as an alternate function on GPIO pins (see Table 22 on page 61). Provided primarily for debugging during development, this UART enables the CYW88335 to operate as RS-232 data termination equipment (DTE) for exchanging and managing data with other serial devices. It is compatible with the industry standard 16550 UART, and provides a FIFO size of 64 × 8 in each direction.

8.6 JTAG Interface

The CYW88335 supports the IEEE 1149.1 JTAG boundary scan standard for performing device package and PCB assembly testing during manufacturing. In addition, the JTAG interface allows Cypress to assist customers by using proprietary debug and characterization test tools during board bring-up. Therefore, it is highly recommended to provide access to the JTAG pins by means of test points or a header on all PCB designs.

See Table 22 on page 61 for JTAG pin assignments.



9. WLAN Host Interfaces

9.1 SDIO v3.0

The CYW88335 WLAN section supports SDIO version 3.0, including the new UHS-I modes:

- DS: Default speed (DS) up to 25 MHz, including 1- and 4-bit modes (3.3V signaling).
- HS: High speed up to 50 MHz (3.3V signaling).
- SDR12: SDR up to 25 MHz (1.8V signaling).
- SDR25: SDR up to 50 MHz (1.8V signaling).
- SDR50: SDR up to 100 MHz (1.8V signaling).
- SDR104: SDR up to 208 MHz (1.8V signaling).
- DDR50: DDR up to 50 MHz (1.8V signaling).

Note: The CYW88335 is backward compatible with SDIO v2.0 host interfaces.

The SDIO interface also has the ability to map the interrupt signal on to a GPIO pin for applications requiring an interrupt different from the one provided by the SDIO interface. The ability to force control of the gated clocks from within the device is also provided. SDIO mode is enabled by strapping options. Refer to Table 17 WLAN GPIO Functions and Strapping Options.

The following three functions are supported:


- Function 0 Standard SDIO function (Max. BlockSize/ByteCount = 32B)
- Function 1 Backplane Function to access the internal system-on-chip (SoC) address space (Max. BlockSize/ByteCount = 64B)
- Function 2 WLAN Function for efficient WLAN packet transfer through DMA (Max. BlockSize/ByteCount = 512B)

9.1.1 SDIO Pins

Table 13. SDIO Pin Description

SD 4-Bit Mode			SD 1-Bit Mode	gSPI Mode		
DATA0	Data line 0	DATA	Data line	DO	Data output	
DATA1	Data line 1 or Interrupt	IRQ	Interrupt	IRQ	Interrupt	
DATA2	Data line 2 or Read Wait	RW	Read Wait	NC	Not used	
DATA3	Data line 3	N/C	Not used	CS	Card select	
CLK	Clock	CLK	Clock	SCLK	Clock	
CMD	Command line	CMD	Command line	DI	Data input	

Figure 18. Signal Connections to SDIO Host (SD 4-Bit Mode)





CLK
CMD

SD Host

DATA
CYW88335

IRQ
RW

Figure 19. Signal Connections to SDIO Host (SD 1-Bit Mode)

Note: Per Section 6 of the SDIO specification, pull-ups in the 10 k Ω to 100 k Ω range are required on the four DATA lines and the CMD line. This requirement must be met during all operating states either through the use of external pull-up resistors or through proper programming of the SDIO host's internal pull-ups.


9.2 Generic SPI Mode

In addition to the full SDIO mode, the CYW88335 includes the option of using the simplified generic SPI (gSPI) interface/protocol. Characteristics of the gSPI mode include:

- Supports up to 48 MHz operation
- Supports fixed delays for responses and data from device
- Supports alignment to host gSPI frames (16 or 32 bits)
- Supports up to 2 KB frame size per transfer
- Supports little endian (default) and big endian configurations
- Supports configurable active edge for shifting
- Supports packet transfer through DMA for WLAN

gSPI mode is enabled using the strapping option pins strap host ifc [3:1].

Figure 20. Signal Connections to SDIO Host (gSPI Mode)



Document Number: 002-15057 Rev. *A Page 37 of 110



9.2.1 SPI Protocol

The SPI protocol supports both 16-bit and 32-bit word operation. Byte endianness is supported in both modes. Figure 21 and Figure 22 show the basic write and write/read commands.

Figure 21. gSPI Write Protocol





Figure 22. gSPI Read Protocol






Command Structure

The gSPI command structure is 32 bits. The bit positions and definitions are as shown in Figure 23.

Figure 23. gSPI Command Structure



Write

The host puts the first bit of the data onto the bus half a clock-cycle before the first active edge following the CS going low. The following bits are clocked out on the falling edge of the gSPI clock. The device samples the data on the active edge.

Write/Read

The host reads on the rising edge of the clock requiring data from the device to be made available before the first rising clock edge of the clock burst for the data. The last clock edge of the fixed delay word can be used to represent the first bit of the following data word. This allows data to be ready for the first clock edge without relying on asynchronous delays.

Read

The read command always follows a separate write to set up the WLAN device for a read. This command differs from the write/read command in the following respects: a) chip selects go high between the command/address and the data and b) the time interval between the command/address is not fixed.



Status

The gSPI interface supports status notification to the host after a read/write transaction. This status notification provides information about any packet errors, protocol errors, information about available packet in the RX queue, etc. The status information helps in reducing the number of interrupts to the host. The status-reporting feature can be switched off using a register bit, without any timing overhead. The gSPI bus timing for read/write transactions with and without status notification are as shown in Figure 24 and Figure 25 on page 41. See Table 14 on page 41 for information on status field details.

Write CS sclk mosi D31 Command 32 bits Write Data 16*n bits Write-Read cs sclk mosi miso D31 X D30 X D1 Response Command Read Data 16*n bits Delay 32 bits Read CS sclk mosi CO miso D31 D30 X Command Response Read Data 32 bits Delay 16*n bits

Figure 24. gSPI Signal Timing Without Status (32-bit Big Endian)






Figure 25. gSPI Signal Timing with Status (Response Delay = 0; 32-bit Big Endian)

Table 14. gSPI Status Field Details

Bit	Name	Description
0	Data not available	The requested read data is not available
1	Underflow	FIFO underflow occurred due to current (F2, F3) read command
2	Overflow	FIFO overflow occurred due to current (F1, F2, F3) write command
3	F2 interrupt	F2 channel interrupt
4	F3 interrupt	F3 channel interrupt
5	F2 RX Ready	F2 FIFO is ready to receive data (FIFO empty)
6	F3 RX Ready	F3 FIFO is ready to receive data (FIFO empty)
7	Reserved	-
8	F2 Packet Available	Packet is available/ready in F2 TX FIFO
9:19	F2 Packet Length	Length of packet available in F2 FIFO
20	F3 Packet Available	Packet is available/ready in F3 TX FIFO
21:31	F3 Packet Length	Length of packet available in F3 FIFO



9.2.2 gSPI Host-Device Handshake

To initiate communication through the gSPI after power-up, the host needs to bring up the WLAN/Chip by writing to the wake-up WLAN register bit. Writing a 1 to this bit will start up the necessary crystals and PLLs so that the CYW88335 is ready for data transfer. The device can signal an interrupt to the host indicating that the device is awake and ready. This procedure also needs to be followed for waking up the device in sleep mode. The device can interrupt the host using the WLAN IRQ line whenever it has any information to pass to the host. On getting an interrupt, the host needs to read the interrupt and/or status register to determine the cause of interrupt and then take necessary actions.

9.2.3 Boot-Up Sequence

After power-up, the gSPI host needs to wait 150 ms for the device to be out of reset. For this, the host needs to poll with a read command to F0 addr 0x14. Address 0x14 contains a predefined bit pattern. As soon as the host gets a response back with the correct register content, it implies that the device has powered up and is out of reset. After that, the host needs to set the wakeup-WLAN bit (F0 reg 0x00 bit 7). The wakeup-WLAN issues a clock request to the PMU.

For the first time after power-up, the host must wait for the availability of low power clock inside the device. Once that is available, the host must write to a PMU register to set the crystal frequency, which turns on the PLL. After the PLL is locked, the chipActive interrupt is issued to the host. This interrupt indicates the device awake/ready status. See Table 15 for information on gSPI registers.

In Table 15, the following notation is used for register access:

■ R: Readable from host and CPU

■ W: Writable from host

■ U: Writable from CPU

Table 15. gSPI Registers

Address	Register	Bit	Access	Default	Description
	Word length	0	R/W/U	0	0: 16 bit word length 1: 32 bit word length
	Endianness	1	R/W/U	0	0: Little Endian 1: Big Endian
x0000	High-speed mode	4	R/W/U	1	O: Normal mode. RX and TX at different edges. 1: High speed mode. RX and TX on same edge (default).
X0000	Interrupt polarity	5	R/W/U	1	O: Interrupt active polarity is low 1: Interrupt active polarity is high (default)
	Wake-up	7	R/W	0	A write of 1 will denote a wake-up command from the host to the device. This will be followed by an F2 Interrupt from the gSPI device to the host, indicating device awake status.
x0001	Response delay	7:0	R/W/U	8'h04	Configurable read response delay in multiples of 8 bits
	Status enable	0	R/W	1	0: no status sent to host after read/write 1: status sent to host after read/write
x0002	Interrupt with status	1	R/W	0	0: do not interrupt if status is sent 1: interrupt host even if status is sent
	Response delay for all	2	R/W	0	0: response delay applicable to F1 read only 1: response delay applicable to all function read
x0003	Reserved	_	_	-	-
		0	R/W	0	Requested data not available; Cleared by writing a 1 to this location
		1	R	0	F2/F3 FIFO underflow due to last read
x0004	Interrupt register	2	R	0	F2/F3 FIFO overflow due to last write
		5	R	0	F2 packet available
		6	R	0	F3 packet available
		7	R	0	F1 overflow due to last write




Table 15. gSPI Registers (Cont.)

Address	Register	Bit	Access	Default	Description
		5	R	0	F1 Interrupt
x0005	Interrupt register	6	R	0	F2 Interrupt
		7	R	0	F3 Interrupt
x0006– x0007	Interrupt enable register	15:0	R/W/U	16'hE0E7	Particular Interrupt is enabled if a corresponding bit is set
x0008- x000B	Status register	31:0	R	32'h0000	Same as status bit definitions
		0	R	1	F1 enabled
x000C- x000D	F1 info register	1	R	0	F1 ready for data transfer
7.0002		13:2	R/U	12'h40	F1 max packet size
		0	R/U	1	F2 enabled
x000E- x000F	F2 info register	1	R	0	F2 ready for data transfer
7.000.		15:2	R/U	14'h800	F2 max packet size
		0	R/U	1	F3 enabled
x0010– x0011	F3 info register	1	R	0	F3 ready for data transfer
7.00		15:2	R/U	14'h800	F3 max packet size
x0014– x0017	Test–Read only register	31:0	R	32'hFEED BEAD	This register contains a predefined pattern, which the host can read and determine if the gSPI interface is working properly.
x0018– x001B	Test–R/W register	31:0	R/W/U	32'h00000 000	This is a dummy register where the host can write some pattern and read it back to determine if the gSPI interface is working properly.



Figure 26 shows the WLAN boot-up sequence from power-up to firmware download.

Figure 26. WLAN Boot-Up Sequence





10. Wireless LAN MAC and PHY

10.1 IEEE 802.11ac MAC

The CYW88335 WLAN MAC is designed to support high-throughput operation with low-power consumption. It does so without compromising the Bluetooth coexistence policies, thereby enabling optimal performance over both networks. In addition, several power saving modes have been implemented that allow the MAC to consume very little power while maintaining network-wide timing synchronization. The architecture diagram of the MAC is shown in Figure 27.

The following sections provide an overview of the important modules in the MAC.

Embedded CPU Interface Host Registers, DMA Engines TX-FIFO **RX-FIFO** PSM PMQ PSM 32 KB 10 KB **UCODE** Memory IFS Backoff, BTCX WEP TKIP, AES, WAPI **TSF** SHM BUS IHR NAV BUS **Shared Memory RXE** TXE 6 KB EXT- IHR RX A-MPDU TX A-MPDU **MAC-PHY Interface**

Figure 27. WLAN MAC Architecture



The CYW88335 WLAN media access controller (MAC) supports features specified in the IEEE 802.11 base standard, and amended by IEEE 802.11n. The key MAC features include:

- Enhanced MAC for supporting IEEE 802.11ac features
- Transmission and reception of aggregated MPDUs (A-MPDU) for high throughput (HT)
- Support for power management schemes, including WMM power-save, power-save multi-poll (PSMP) and multiphase PSMP operation
- Support for immediate ACK and Block-ACK policies
- Interframe space timing support, including RIFS
- Support for RTS/CTS and CTS-to-self frame sequences for protecting frame exchanges
- Back-off counters in hardware for supporting multiple priorities as specified in the WMM specification
- Timing synchronization function (TSF), network allocation vector (NAV) maintenance, and target beacon transmission time (TBTT) generation in hardware
- Hardware offload for AES-CCMP, legacy WPA TKIP, legacy WEP ciphers, WAPI, and support for key management
- Support for coexistence with Bluetooth and other external radios
- Programmable independent basic service set (IBSS) or infrastructure basic service set functionality
- Statistics counters for MIB support

PSM

The programmable state machine (PSM) is a micro-coded engine, which provides most of the low-level control to the hardware, to implement the IEEE 802.11 specification. It is a micro-controller that is highly optimized for flow control operations, which are predominant in implementations of communication protocols. The instruction set and fundamental operations are simple and general, which allows algorithms to be optimized until very late in the design process. It also allows for changes to the algorithms to track evolving IEEE 802.11 specifications.

The PSM fetches instructions from the microcode memory. It uses the shared memory to obtain operands for instructions, as a data store, and to exchange data between both the host and the MAC data pipeline (via the SHM bus). The PSM also uses a scratch-pad memory (similar to a register bank) to store frequently accessed and temporary variables.

The PSM exercises fine-grained control over the hardware engines, by programming internal hardware registers (IHR). These IHRs are co-located with the hardware functions they control, and are accessed by the PSM via the IHR bus.

The PSM fetches instructions from the microcode memory using an address determined by the program counter, instruction literal, or a program stack. For ALU operations the operands are obtained from shared memory, scratch-pad, IHRs, or instruction literals, and the results are written into the shared memory, scratch-pad, or IHRs.

There are two basic branch instructions: conditional branches and ALU based branches. To better support the many decision points in the IEEE 802.11 algorithms, branches can depend on either a readily available signals from the hardware modules (branch condition signals are available to the PSM without polling the IHRs), or on the results of ALU operations.

WEP

The wired equivalent privacy (WEP) engine encapsulates all the hardware accelerators to perform the encryption and decryption, and MIC computation and verification. The accelerators implement the following cipher algorithms: legacy WEP, WPA TKIP, WPA2 AES-CCMP.

The PSM determines, based on the frame type and association information, the appropriate cipher algorithm to be used. It supplies the keys to the hardware engines from an on-chip key table. The WEP interfaces with the TXE to encrypt and compute the MIC on transmit frames, and the RXE to decrypt and verify the MIC on receive frames.



TXE

The transmit engine (TXE) constitutes the transmit data path of the MAC. It coordinates the DMA engines to store the transmit frames in the TXFIFO. It interfaces with WEP module to encrypt frames, and transfers the frames across the MAC-PHY interface at the appropriate time determined by the channel access mechanisms.

The data received from the DMA engines are stored in transmit FIFOs. The MAC supports multiple logical queues to support traffic streams that have different QoS priority requirements. The PSM uses the channel access information from the IFS module to schedule a queue from which the next frame is transmitted. Once the frame is scheduled, the TXE hardware transmits the frame based on a precise timing trigger received from the IFS module.

The TXE module also contains the hardware that allows the rapid assembly of MPDUs into an A-MPDU for transmission. The hardware module aggregates the encrypted MPDUs by adding appropriate headers and pad delimiters as needed.

RXE

The receive engine (RXE) constitutes the receive data path of the MAC. It interfaces with the DMA engine to drain the received frames from the RXFIFO. It transfers bytes across the MAC-PHY interface and interfaces with the WEP module to decrypt frames. The decrypted data is stored in the RXFIFO.

The RXE module contains programmable filters that are programmed by the PSM to accept or filter frames based on several criteria such as receiver address, BSSID, and certain frame types.

The RXE module also contains the hardware required to detect A-MPDUs, parse the headers of the containers, and disaggregate them into component MPDUS.

IFS

The IFS module contains the timers required to determine interframe space timing including RIFS timing. It also contains multiple backoff engines required to support prioritized access to the medium as specified by WMM.

The interframe spacing timers are triggered by the cessation of channel activity on the medium, as indicated by the PHY. These timers provide precise timing to the TXE to begin frame transmission. The TXE uses this information to send response frames or perform transmit frame-bursting (RIFS or SIFS separated, as within a TXOP).

The backoff engines (for each access category) monitor channel activity, in each slot duration, to determine whether to continue or pause the backoff counters. When the backoff counters reach 0, the TXE gets notified, so that it may commence frame transmission. In the event of multiple backoff counters decrementing to 0 at the same time, the hardware resolves the conflict based on policies provided by the PSM.

The IFS module also incorporates hardware that allows the MAC to enter a low-power state when operating under the IEEE power save mode. In this mode, the MAC is in a suspended state with its clock turned off. A sleep timer, whose count value is initialized by the PSM, runs on a slow clock and determines the duration over which the MAC remains in this suspended state. Once the timer expires the MAC is restored to its functional state. The PSM updates the TSF timer based on the sleep duration ensuring that the TSF is synchronized to the network.

The IFS module also contains the PTA hardware that assists the PSM in Bluetooth coexistence functions.

TSF

The timing synchronization function (TSF) module maintains the TSF timer of the MAC. It also maintains the target beacon transmission time (TBTT). The TSF timer hardware, under the control of the PSM, is capable of adopting timestamps received from beacon and probe response frames in order to maintain synchronization with the network.

The TSF module also generates trigger signals for events that are specified as offsets from the TSF timer, such as uplink and downlink transmission times used in PSMP.

NAV

The network allocation vector (NAV) timer module is responsible for maintaining the NAV information conveyed through the duration field of MAC frames. This ensures that the MAC complies with the protection mechanisms specified in the standard.

The hardware, under the control of the PSM, maintains the NAV timer and updates the timer appropriately based on received frames. This timing information is provided to the IFS module, which uses it as a virtual carrier-sense indication.

MAC-PHY Interface

The MAC-PHY interface consists of a data path interface to exchange RX/TX data from/to the PHY. In addition, there is an programming interface, which can be controlled either by the host or the PSM to configure and control the PHY.



10.2 IEEE 802.11ac PHY

The CYW88335 WLAN Digital PHY is designed to comply with IEEE 802.11ac and IEEE 802.11a/b/g/n single-stream specifications to provide wireless LAN connectivity supporting data rates from 1 Mbps to 433.3 Mbps for low-power, high-performance handheld applications.

The PHY has been designed to work in the presence of interference, radio nonlinearity, and various other impairments. It incorporates optimized implementations of the filters, FFT and Viterbi decoder algorithms. Efficient algorithms have been designed to achieve maximum throughput and reliability, including algorithms for carrier sense/rejection, frequency/phase/timing acquisition and tracking, channel estimation and tracking. The PHY receiver also contains a robust IEEE 802.11b demodulator. The PHY carrier sense has been tuned to provide high throughput for IEEE 802.11g/11b hybrid networks with Bluetooth coexistence. It has also been designed for shared single antenna systems between WL and BT to support simultaneous RX-RX.

The key PHY features include:

- Programmable data rates from MCS0-9 in 20 MHz, 40 MHz, and 80 MHz channels, as specified in IEEE 802.11ac
- Supports Optional Short GI mode in TX and RX
- TX and RX LDPC for improved range and power efficiency
- Supports optional space-time block code (STBC) receive of two space-time streams for improved throughput and range in fading channel environments.
- All scrambling, encoding, forward error correction, and modulation in the transmit direction and inverse operations in the receive direction.
- Supports IEEE 802.11h/k for worldwide operation
- Advanced algorithms for low power, enhanced sensitivity, range, and reliability
- Algorithms to improve performance in presence of Bluetooth
- Automatic gain control scheme for blocking and non blocking application scenario for cellular applications
- Closed loop transmit power control
- Digital RF chip calibration algorithms to handle CMOS RF chip non-idealities
- On-the-fly channel frequency and transmit power selection
- Supports per packet RX antenna diversity
- Available per-packet channel quality and signal strength measurements
- Designed to meet FCC and other worldwide regulatory requirements






Figure 28. WLAN PHY Block Diagram



11. WLAN Radio Subsystem

The CYW88335 includes an integrated dual-band WLAN RF transceiver that has been optimized for use in 2.4 GHz and 5 GHz Wireless LAN systems. It has been designed to provide low-power, low-cost, and robust communications for applications operating in the globally available 2.4 GHz unlicensed ISM or 5 GHz U-NII bands. The transmit and receive sections include all on-chip filtering, mixing, and gain control functions.

Ten RF control signals are available to drive external RF switches and support optional external power amplifiers and low-noise amplifiers for each band. See the reference board schematics for further details.

A block diagram of the radio subsystem is shown in Figure 29 on page 51. Note that integrated on-chip baluns (not shown) convert the fully differential transmit and receive paths to single-ended signal pins.

11.1 Receiver Path

The CYW88335 has a wide dynamic range, direct conversion receiver that employs high order on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band or the entire 5 GHz U-NII band. An on-chip low-noise amplifier (LNA) in the 2.4 GHz path is shared between the Bluetooth and WLAN receivers, while the 5 GHz receive path has a dedicated on-chip LNA. Control signals are available that can support the use of optional LNAs for each band, which can increase the receive sensitivity by several dB.

11.2 Transmit Path

Baseband data is modulated and upconverted to the 2.4 GHz ISM or 5-GHz U-NII bands, respectively. Linear on-chip power amplifiers are included, which are capable of delivering high output powers while meeting IEEE 802.11ac and IEEE 802.11a/b/g/n specifications without the need for external PAs. When using the internal PAs, closed-loop output power control is completely integrated. As an option, external PAs can be used for even higher output power, in which case the closed-loop output power control is provided by means of a-band and g-band TSSI inputs from external power detectors.

11.3 Calibration

The CYW88335 features dynamic and automatic on-chip calibration to continually compensate for temperature and process variations across components. These calibration routines are performed periodically in the course of normal radio operation. Examples of some of the automatic calibration algorithms are baseband filter calibration for optimum transmit and receive performance, and LOFT calibration for carrier leakage reduction. In addition, I/Q Calibration, R Calibration, and VCO Calibration are performed on-chip. No per-board calibration is required in manufacturing test, which helps to minimize the test time and cost in large volume production.



WL DAC WL DAC WL RX A-Mixer Voltage Regulators WLAN BB MUX CLB WL ARX WL GTX Shared XO BT PLL LPO/Ext LPO/RCAL BT RXLPF BT ADC BT RXLPF BT FM BT BB BT PA BT DAC BT TXLPF

Figure 29. Radio Functional Block Diagram



12. Pinout and Signal Descriptions

12.1 Ball Maps

Figure 30 shows the WLBGA ball map.

Figure 30. 145-Ball WLBGA (Top View)

_	1	2	3	4	5	6	7	8	9	10	11	12
V		NO CONNECT	NO CONNECT	NO CONNECT		NO CONNECT	NO CONNECT		NO CONNECT	NO CONNECT	NO CONNECT	
s s	R_PVSS	SR_VLX	WL_REG_ON	LPO_IN	GPIO_3	GPIO_0	HSIC_DATA	HSIC_STROBE	RREFHSIC	SDIO_DATA_0	SDIO_CLK	SDIO_CMD
s	R_VDDBATP5V	SR_VDDBATA5V	PMU_AVSS	GPIO_6	GPIO_4	GPIO_1	WL_VDDC	HSIC_AVDD12PLL	HSIC_DVDD12	SDIO_DATA_1	SDIO_DATA_3	WL_VDDC
) L	DO_VDD1P5	VOUT_CLDO	BT_REG_ON	GPIO_7	GPIO_5	GPIO_2	vssc	HSIC_AGNDPLL	VDDIO_SD	SDIO_DATA_2	VSSC	RF_SW_CTRL_4
ī	/OUT_3P3	VOUT_LNLDO	vssc		JTAG_SEL	BT_UART_CTS	VDDIO_RF	vssc		RF_SW_CTRL_8	RF_SW_CTRL_3	RF_SW_CTRL_2
٠	/OUT_BTLDO2P5	LDO_VDDBAT5V	VDDIO		RF_SW_CTRL_9	BT_UART_RTS	BT_UART_TXD	RF_SW_CTRL_5			RF_SW_CTRL_1	RF_SW_CTRL_0
i B	BT_PCM_IN	BT_PCM_CLK		WL_VDDC	WL_VDDC	BT_UART_RXD	RF_SW_CTRL_7	WL_VDDC		BBPLL_AVS	WRF_XTAL_GND1P2	BBPLL_AVDD1P2
1	GPIO_8	BT_PCM_SYNC	CLK_REQ	BT_VDDIO	BT_VDDC	BT_I2S_WS	WRF_GPIO_OUT	WRF_WL_LNLDOIN_VDD1P5	RF_SW_CTRL_6	WRF_VCO_GND	WRF_XTAL_VDD1P5	WRF_XTAL_IN
1	LNF_VDD1P2	BT_HOST_WAKE	BT_PCM_OUT	BT_VDDC	VSSC	BT_I2S_CLK	WRF_TSSI_A	WRF_BUCK_GND1P5	WRF_MMD_GND1P2	WRF_PFD_GND1P2	WRF_CP_GND	WRF_XTAL_OUT
۲	NCF	VSSF	BT_DEV_WAKE	vssc	BT_I2S_DI	BT_I2S_DO	WRF_AFE_GND1P2	WRF_LO_GND1P2_2	WRF_SYNTH_VBAT_VDD3P3	WRF_MMD_VDD1P2	WRF_PFD_VDD1P2	WRF_XTAL_VDD1P2
۱.	NCF	LNF_VDD1P2	VSSF	BT_IFVDD1P2	BT_PLLVSS	BT_IFVSS	WRF_RX2G_GND1P2	WRF_TX_GND1P2	WRF_PADRV_VBAT_VDD3P3	WRF_PADRV_VBAT_GND3P3	WRF_LO_GND1P2_2	WRF_RX5G_GND1P2
1	VSSF	VSSF	BT_VCOVSS	BT_PLLVDD1P2	BT_PAVSS	BT_AGPIO	WRF_LNA_2G_GND1P2	WRF_PA_VBAT_GND3P3_4	WRF_PA_VBAT_GND3P3_3	WRF_PA_VBAT_GND3P3_2	WRF_PA_VBAT_GND3P3_1	WRF_LNA_5G_GND1P2
ı	LNF_VDD1P2	NCF	BT_VCOVDD1P2	BT_LNAVDD1P2	BT_RF	BT_PAVDD2P5	WRF_RFIN_2G	WRF_RFOUT_2G	WRF_PA2G_VBAT_VDD3P3	WRF_PA5G_VBAT_VDD3P3	WRF_RFOUT_5G	WRF_RFIN_5G
_	1	2	3	4	5	6	7	8	9	10	11	12



12.2 Signal Descriptions

The signal name, type, and description of each pin in the CYW88335 is listed in Table 16. The symbols shown under Type indicate pin directions (I/O = bidirectional, I = input, O = output) and the internal pull-up/pull-down characteristics (PU = weak internal pull-up resistor and PD = weak internal pull-down resistor), if any.

Table 16. WLBGA Signal Descriptions

WLBGA Ball#	Signal Name	Description	Туре
	WLAN and Blue	tooth RF Signal Interface	
N7	WRF_RFIN_2G	2.4 GHz Bluetooth and WLAN receiver shared input.	I
N5	BT_RF_TX	Bluetooth PA output.	0
N12	WRF_RFIN_5G	5 GHz WLAN receiver input.	I
N8	WRF_RFOUT_2G	2.4 GHz WLAN PA output.	0
N11	WRF_RFOUT_5G	5 GHz WLAN PA output.	0
J7	WRF_TSSI_A	5 GHz TSSI input from an optional external power amplifier/power detector.	I
H7	WRF_RES_EXT/WRF_GPIO_OUT/ WRF_TSSI G GPIO or 2.4 GHz TSSI input from an optional external power amplifier/power detector.		I/O
	RF Swit	ch Control Lines	
F12	RF_SW_CTRL_0		0
F11	RF_SW_CTRL_1		0
E12	RF_SW_CTRL_2		0
E11	RF_SW_CTRL_3		0
D12	RF_SW_CTRL_4	Programmable RF switch control lines. The	0
F8	RF_SW_CTRL_5	 control lines are programmable via the driver and NVRAM file. 	0
H9	RF_SW_CTRL_6		0
G7	RF_SW_CTRL_7		0
E10	RF_SW_CTRL_8		0
F5	RF_SW_CTRL_9		0
Note: These signed details.		DIO Bus Interface ending on host interface mode. See Table 22 on page	e 61 for additio
B11	SDIO_CLK	SDIO clock input.	1
B12	SDIO_CMD	SDIO command line.	I/O
B10	SDIO_DATA_0	SDIO data line 0.	I/O
C10	SDIO_DATA_1	SDIO data line 1.	I/O
D10	SDIO_DATA_2	SDIO data line 2.	I/O
C11	SDIO_DATA_3	SDIO data line 3.	I/O



Table 16. WLBGA Signal Descriptions (Cont.)

WLBGA Ball#	Signal Name	Description	Туре
		GPIO Interface the JTAG_SEL pin to behave as various specific fur	nctions. See Table
B6	GPIO_0		I/O
C6	GPIO_1		I/O
D6	GPIO_2	Programmable GPIO pins.	I/O
B5	GPIO_3	Note: These GPIO signals can be configured	I/O
C5	GPIO_4	by software: as either inputs or outputs, to have internal pull-ups or pull-downs enabled or	I/O
D5	GPIO_5	disabled, and to use either a high or low	I/O
C4	GPIO_6	polarity upon assertion.	I/O
D4	GPIO_7		I/O
H1	GPIO_8		I/O
	JT.	AG Interface	
E5	JTAG_SEL	JTAG select. Pull high to select the JTAG interface. If the JTAG interface is not used, this pin may be left floating or connected to ground. Note: See Table 22 on page 61 for additional details.	I/O
		Clocks	
H12	WRF_XTAL_IN	XTAL oscillator input.	ı
J12	WRF_XTAL_OUT	XTAL oscillator output.	0
B4	LPO_IN	External sleep clock input (32.768 kHz).	I
Н3	CLK_REQ	Reference clock request (shared by BT and WLAN).	0
	Blu	etooth PCM	
G2	BT_PCM_CLK/BT_PCMCLK	PCM clock; can be master (output) or slave (input).	I/O
G1	BT_PCM_IN	PCM data input.	1
J3	BT_PCM_OUT	PCM data output.	0
H2	BT_PCM_SYNC	PCM sync; can be master (output) or slave (input).	I/O
	Blu	etooth UART	
E6	BT_UART_CTS_N/BT_UART_CTS	UART clear-to-send. Active-low clear-to-send signal for the HCI UART interface.	I
F6	BT_UART_RTS_N/BT_UART_RTS/ BT_LED	UART request-to-send. Active-low request-to-send signal for the HCI UART interface. BT LED control pin.	0
G6	BT_UART_RXD/ BT_RFDISABLE2	UART serial input. Serial data input for the HCI UART interface. BT RF disable pin 2.	ı
F7	BT_UART_TXD	UART serial output. Serial data output for the HCI UART interface.	0



Table 16. WLBGA Signal Descriptions (Cont.)

WLBGA Ball#	Signal Name	Description	Туре
	Bluet	ooth/FM I2S	
J6	BT_I2S_CLK	I ² S clock, can be master (output) or slave (input).	I/O
K6	BT_I2S_DO	I ² S data output.	I/O
K5	BT_I2S_DI	I ² S data input.	I/O
H6	BT_I2S_WS	I ² S WS; can be master (output) or slave (input).	I/O
	Blue	tooth GPIO	
M6	BT_AGPIO	BT analog GPIO pin.	I/O
	Misc	ellaneous	
В3	WL_REG_ON	Used by PMU to power up or power down the internal CYW88335 regulators used by the WLAN section. Also, when deasserted, this pin holds the WLAN section in reset. This pin has an internal 200 k Ω pull-down resistor that is enabled by default. It can be disabled through programming.	I
D3	BT_REG_ON	Used by PMU to power up or power down the internal CYW88335 regulators used by the Bluetooth/FM section. Also, when deasserted, this pin holds the Bluetooth/FM section in reset. This pin has an internal 200 kΩ pull-down resistor that is enabled by default. It can be disabled through programming.	I
K3	BT_DEV_WAKE	Bluetooth DEV_WAKE.	I/O
J2	BT_HOST_WAKE	Bluetooth HOST_WAKE.	I/O
B8	HSIC_STROBE/STROBE	Unsupported. This pin can be connected to ground or left unconnected (no-connect).	I/O
В7	HSIC_DATA/DATA	Unsupported. This pin can be connected to ground or left unconnected (no-connect).	I/O
В9	RREFHSIC	Unsupported. Leave this pin unconnected (noconnect).	1
K1	NCF	No Connect	-
L1	NCF	No Connect	-
N2	NCF	No Connect	-
	Integrated V	oltage Regulators	
C2	SR_VDDBATA5V	Quiet VBAT.	I
C1	SR_VDDBATP5V	Power VBAT.	I
B2	SR_VLX	Cbuck switching regulator output. Refer to Table 38 on page 85 for details of the inductor and capacitor required on this output.	0
D1	LDO_VDD1P5	LNLDO input.	I
F2	LDO_VDDBAT5V	LDO VBAT.	I
H11	WRF_XTAL_VDD1P5/WRF_XTAL BUCK_VDD1P5	XTAL LDO input (1.35V).	1
K12	WRF_XTAL_VDD1P2/WRF_XTAL_OUT_ VDD1P2	XTAL LDO output (1.2V).	0



Table 16. WLBGA Signal Descriptions (Cont.)

WLBGA Ball#	Signal Name	Description	Туре
E2	VOUT_LNLDO	Output of LNLDO.	0
D2	VOUT_CLDO	Output of core LDO.	0
F1	VOUT_BTLDO2P5	Output of BT LDO.	0
E1	VOUT_3P3	LDO 3.3V output.	0
	Blu	etooth Supplies	
N6	BT_PAVDD/BT_PAVDD2P5	Bluetooth PA power supply.	PWR
N4	BT_LNAVDD/BT_LNAVDD1P2	Bluetooth LNA power supply.	PWR
L4	BT_IFVDD/BT_IFVDD1P2	Bluetooth IF block power supply.	PWR
M4	BT_PLLVDD/BT_PLLVDD1P2	Bluetooth RF PLL power supply.	PWR
N3	BT_VCOVDD/BT_VCOVDD1P2	Bluetooth RF power supply.	PWR
		Supplies	
N1	LNF_VDD1P2	Connect to VOUT_LNLDO Output (pin E2).	PWR
L2	LNF_VDD1P2	Connect to VOUT_LNLDO Output (pin E2).	PWR
J1	LNF_VDD1P2	Connect to VOUT_LNLDO Output (pin E2).	PWR
	W	LAN Supplies	
H8	WRF_WL_LNLDOIN_VDD1P5	LNLDO 1.35V supply.	PWR
K9	WRF_SYNTH_VBAT_VDD3P3	Synth VDD 3.3V supply.	PWR
L9	WRF_PADRV_VBAT_VDD3P3	PA Driver VBAT supply.	PWR
N10	WRF_PA5G_VBAT_VDD3P3	5 GHz PA 3.3V VBAT supply.	PWR
N9	WRF_PA2G_VBAT_VDD3P3	2 GHz PA 3.3V VBAT supply.	PWR
K10	WRF_MMD_VDD1P2	1.2V supply.	PWR
K11	WRF_PFD_VDD1P2	1.2V supply.	PWR
	Misce	Ilaneous Supplies	
C7, C12, G4, G5, G8	VDDC/WL_VDDC	1.2V core supply for WLAN.	PWR
F3	VDDIO /VDDIO2	1.8V–3.3V supply for WLAN. Must be directly connected to PMU_VDDIO and BT_VDDIO on the PCB.	PWR
H5, J4	BT_VDDC	1.2V core supply for BT.	PWR
H4	BT_VDDIO	1.8V–3.3V supply for BT. Must be directly connected to PMU_VDDIO and VDDIO on the PCB.	PWR
D9	VDDIO_SD	1.8V–3.3V supply for SDIO pads.	PWR
E7	VDDIO_RF	IO supply for RF switch control pads (3.3V).	PWR
C8	AVDD12PLL/HSIC_AVDD12PLL	HSIC is not supported. Connect this pin to ground to minimize leakage.	PWR
C9	DVDD12HSIC/HSIC_DVDD12	HSIC is not supported. Connect this pin to ground to minimize leakage.	PWR
G12	BBPLL_AVDD1P2	1.2V supply for baseband PLL.	PWR



Table 16. WLBGA Signal Descriptions (Cont.)

WLBGA Ball#	Signal Name	Description	Туре
	G	Fround	
H10	WRF_VCO_GND1P2/WRF_VCO_GND	VCO/LOGEN ground.	GND
K7	WRF_AFE_GND1P2	AFE ground.	GND
J8	WRF_BUCK_GND1P5	Internal capacitor-less LDO ground.	GND
M7	WRF_LNA_2G_GND1P2	2 GHz internal LNA ground.	GND
M12	WRF_LNA_5G_GND1P2	5 GHz internal LNA ground.	GND
L8	WRF_TX_GND1P2	TX ground.	GND
L10	WRF_PADRV_VBAT_GND3P3	PAD ground.	GND
G11	WRF_XTAL_GND1P2	XTAL ground.	GND
L7	WRF_RX2G_GND1P2	RX 2GHz ground.	GND
L12	WRF_RX5G_GND1P2	RX 5GHz ground.	GND
L11	WRF_LO_GND1P2_1	LO ground.	GND
K8	WRF_LO_GND1P2_2	LO ground.	GND
M11	WRF_PA_VBAT_GND3P3_1	PA ground.	GND
M10	WRF_PA_VBAT_GND3P3_2	PA ground.	GND
M9	WRF_PA_VBAT_GND3P3_3	PA ground.	GND
M8	WRF_PA_VBAT_GND3P3_4	PA ground.	GND
J9	WRF_MMD_GND1P2	Ground.	GND
J11	WRF_CP_GND1P2/WRF_CP_GND	Ground.	GND
J10	WRF_PFD_GND1P2	Ground.	GND
D7, D11, E3, E8, J5, K4	VSSC	Core ground for WLAN and BT.	GND
B1	SR_PVSS	Power ground.	GND
C3	PMU_AVSS	Quiet ground.	GND
D8	AGND12PLL/HSIC_AGNDPLL	PLL ground.	GND
M5	BT_PAVSS	Bluetooth PA ground.	GND
L6	BT_IFVSS	Bluetooth IF block ground.	GND
L5	BT_PLLVSS	Bluetooth PLL ground.	GND
M3	BT_VCOVSS	Bluetooth VCO ground.	GND
M1	VSSF	Ground.	GND
M2	VSSF	Ground.	GND
L3	VSSF	Ground.	GND
K2	VSSF	Ground.	GND
G10	AVSS_BBPLL/BBPLLAVSS	Baseband PLL ground.	GND
	No	Connect	1
A2, A3, A4, A6, A7, A9, A10, A11	NC	No connect	_



12.3 WLAN GPIO Signals and Strapping Options

The pins listed in Table 17 are sampled at power-on reset (POR) to determine the various operating modes. Sampling occurs a few milliseconds after an internal POR or deassertion of the external POR. After the POR, each pin assumes the GPIO or alternative function specified in the signal descriptions table. Each strapping option pin has an internal pull-up (PU) or pull-down (PD) resistor that determines the default mode. To change the mode, connect an external PU resistor to VDDIO or a PD resistor to GND, using a $10 \text{ k}\Omega$ resistor or less.

Note: Refer to the reference board schematics for more information.

Table 17. WLAN GPIO Functions and Strapping Options

Pin Name	WLBGA Pin #	Default Function	Description
GPIO_7	D4	1	SDIO_SEL ^a
GPIO_8	H1	0	SDIO_PADVDDIO
SDIO_CLK	B11	1	CPU-LESS ^a
SDIO_DATA_2	D10	1	SPI_SEL ^a

a. See Table 18 and Table 19.

Table 18. SDIO/gSPI I/O Voltage Selection

SDIO_SEL	SPI_SEL	SDIO_PADVDDIO	Mode
1	X	0	1.8V I/O
1	X	1	3.3V I/O
0	1	0	1.8V I/O
0	1	1	3.3V I/O
0	0	X	3.3V I/O

Table 19. Host Interface Selection (WLBGA Package)

SDIO_SEL	SPI_SEL	CPULESS	Mode
1	Х	Х	SDIO Mode (3.3V or 1.8V I/O)
0	1	Х	gSPI Mode (3.3V or 1.8V I/O)
0	0	0	Unsupported
0	0	1	Unsupported



12.3.1 Multiplexed Bluetooth GPIO Signals

The Bluetooth GPIO pins (BT_GPIO_0 to BT_GPIO_7) are multiplexed pins and can be programmed to be used as GPIOs or for other Bluetooth interface signals such as I²S. The specific function for a given BT_GPIO_X pin is chosen by programming the Pad Function Control register for that specific pin. Table 20 shows the possible options for each BT_GPIO_X pin. Note that each BT_GPIO_X pin's Pad Function Control register setting is independent (BT_GPIO_1 can be set to pad function 7 at the same time that BT_GPIO_3 is set to pad function 0). When the Pad Function Control register is set to 0, the BT_GPIOs do not have specific functions assigned to them and behave as generic GPIOs. The A_GPIO_X pins described below are multiplexed behind the CYW88335's PCM and I²S interface pins.

Table 20. GPIO Multiplexing Matrix

Pin Name		Pad Function Control Register Setting										
riii Naiiie	0	1	2	3	4	5	6	7	15			
BT_UART_CTS_N	UART_CTS_N	-	-	-	_	-	-	A_GPIO[1]	_			
BT_UART_RTS_N	UART_RTS_N	-	-	-	_	-	-	A_GPIO[0]	_			
BT_UART_RXD	UART_RXD	-	-	-	_	-	-	GPIO[5]	_			
BT_UART_TXD	UART_TXD	-	-	-	-	-	-	GPIO[4]	_			
BT_PCM_IN	A_GPIO[3]	PCM_IN	PCM_IN	HCLK	-	-	-	I2S_SSDI/MSDI	SF_MISO			
BT_PCM_OUT	A_GPIO[2]	PCM_OUT	PCM_OUT	LINK_IND	-	I2S_MSDO	_	I2S_SSDO	SF_MOSI			
BT_PCM_SYNC	A_GPIO[1]	PCM_SYNC	PCM_SYNC	HCLK	INT_LPO	I2S_MWS	_	I2S_SWS	SF_SPI_CSN			
BT_PCM_CLK	A_GPIO[0]	PCM_CLK	PCM_CLK	_	-	I2S_MSCK	_	I2S_SSCK	SF_SPI_CLK			
BT_I2S_DO	A_GPIO[5]	PCM_OUT	_	_	I2S_SSDO	I2S_MSDO	_	STATUS	_			
BT_I2S_DI	A_GPIO[6]	PCM_IN	_	HCLK	I2S_SSDI/ MSDI	_	_	TX_CON_FX	_			
BT_I2S_WS	GPIO[7]	PCM_SYNC	_	LINK_IND	_	I2S_MWS	_	I2S_SWS	_			
BT_I2S_CLK	GPIO[6]	PCM_CLK	_	_	INT_LPO	I2S_MSCK	_	I2S_SSCK	_			
BT_GPIO_1	GPIO[1]	_	_	_	_	_	_	CLASS1[2]	_			
BT_GPIO_0	GPIO[0]	_	_	_	clk_12p288	_	_	-	_			
CLK_REQ	WL/ BT_CLK_REQ	_	_	_	-	_	-	A_GPIO[7]	_			



The multiplexed GPIO signals are described in Table 21.

Table 21. Multiplexed GPIO Signals

Pin Name	Туре	Description
UART_CTS_N	I	Host UART clear to send.
UART_RTS_N	0	Device UART request to send.
UART_RXD	I	Device UART receive data.
UART_TXD	0	Host UART transmit data.
PCM_IN	I	PCM data input.
PCM_OUT	0	PCM data output.
PCM_SYNC	I/O	PCM sync signal, can be master (output) or slave (input).
PCM_CLK	I/O	PCM clock, can be master (output) or slave (input).
GPIO[7:0]	I/O	General-purpose I/O.
A_GPIO[7:0]	I/O	A group general-purpose I/O.
I2S_MSDO	0	I ² S master data output.
I2S_MWS	0	I ² S master word select.
I2S_MSCK	0	I ² S master clock.
I2S_SSCK	I	I ² S slave clock.
I2S_SSDO	0	I ² S slave data output.
I2S_SWS	I	I ² S slave word select.
I2S_SSDI/MSDI	I	I ² S slave/master data input.
STATUS	0	Signals Bluetooth priority status.
TX_CON_FX	I	WLAN-BT coexist. Transmission confirmation; permission for BT to transmit.
RF_ACTIVE	0	WLAN-BT coexist. Asserted (logic high) during local BT RX and TX slots.
LINK_IND	0	BT receiver/transmitter link indicator.
CLK_REQ	0	WLAN/BT clock request output.
SF_SPI_CLK	0	SFlash SCLK: serial clock (output from master).
SF_MISO	I	SFlash MISO; SOMI: master input, slave output (output from slave).
SF_MOSI	0	SFlash MOSI; SIMO: master output, slave input (output from master).
SF_SPI_CSN	0	SFlash SS: slave select (active low, output from master).



12.4 GPIO/SDIO Alternative Signal Functions

Table 22. CYW88335 GPIO/SDIO Alternative Signal Functions^{a b}

Pins	WLBGA SDIO
GPIO_0	WL_HOST_WAKE
GPIO_1	WL_DEV_WAKE
GPIO_2	TCK, GCI_GPIO_1, or UART RX
GPIO_3	TMS or GCI_GPIO_0
GPIO_4	TDI or SECI_IN
GPIO_5	TDO or SECI_OUT
GPIO_6	TRST_L or UART TX
GPIO_7	[Strap, tied High]
GPIO_8	[Strap, tied High or Low]
GPIO_9	N/A
GPIO_10	N/A
GPIO_11	N/A
GPIO_12	N/A
GPIO_13	N/A
GPIO_14	N/A
GPIO_15	N/A
SDIO_CLK	SDIO_CLK
SDIO_CMD	SDIO_CMD
SDIO_DATA_0	SDIO_DATA_0
SDIO_DATA_1	SDIO_DATA_1
SDIO_DATA_2	SDIO_DATA_2
SDIO_DATA_3	SDIO_DATA_3

<sup>a. N/A = Pin not available in this package.
b. JTAG signals (TCK, TDI, TDO, TMS, and TRST_L) are selected when JTAG_SEL pin is high.</sup>



12.5 I/O States

The following notations are used in Table 23:

- I: Input signal
- O: Output signal
- I/O: Input/Output signal
- PU = Pulled up
- PD = Pulled down
- NoPull = Neither pulled up nor pulled down

Table 23. I/O States

Name	I/O	Keeper ^a	Active Mode	Low Power State/ Sleep (All Power Present)	Power-down ^b (BT_REG_ON and WL_REG_ON Held Low)	Out-of-Reset; Before SW Download (BT_REG_ON High; WL_REG_ON High)	(WL_REG_ON High and BT_REG_ON = 0) and VDDIOs Are Present	Power Rail
WL_REG_ON	I		Input; PD (pull-down can be disabled)	Input; PD (pull-down can be disabled)	Input; PD (of 200K)	Input; PD (of 200K)	Input; PD (of 200K)	_
BT_REG_ON	I	N	Input; PD (pull down can be disabled)	Input; PD (pull down can be disabled)	Input; PD (of 200K)	Input; PD (of 200K)	Input; PD (of 200K)	_
CLK_REQ	I/O	Y	Open drain or push-pull (programmable). Active high.	Open drain or push-pull (programmable). Active high	PD	Open drain. Active high	Open drain. Active high.	BT_VDDIO
BT_HOST_WAKE	I/O		Input/Output; PU, PD, NoPull (programmable)	Input/Output; PU, PD, NoPull (programmable)	High-Z, NoPull	Input, PU	Input, PD	BT_VDDIO
BT_DEV_WAKE	I/O		Input/Output; PU, PD, NoPull (programmable)	Input; PU, PD, NoPull (programmable)	High-Z, NoPull	Input, PD	Input, PD	BT_VDDIO
BT_GPIO 2, 3, 4, 5	I/O		Input/Output; PU, PD, NoPull (programmable)	Input/Output; PU, PD, NoPull (programmable)	High-Z, NoPull	Input, PD	Input, PD	BT_VDDIO
BT_UART_CTS		Υ	Input; NoPull	Input; NoPull	High-Z, NoPull	Input; PU	Input; PU	BT_VDDIO
BT_UART_RTS	0	Υ	Output; NoPull	Output; NoPull	High-Z, NoPull	Input; PU	Input; PU	BT_VDDIO
BT_UART_RXD		Υ	Input; PU	Input; NoPull	High-Z, NoPull	Input; PU	Input; PU	BT_VDDIO
BT_UART_TXD	0	Y	Output; NoPull	Output; NoPull	High-Z, NoPull	Input; PU	Input; PU	BT_VDDIO
SDIO Data	I/O		Input/Output; PU (SDIO Mode)	Input; PU (SDIO Mode)	High-Z, NoPull	Input; PU (SDIO Mode)	Input; PU (SDIO Mode)	VDDIO_SD
SDIO CMD	I/O		Input/Output; PU (SDIO Mode)	Input; PU (SDIO Mode)	High-Z, NoPull	Input; PU (SDIO Mode)	Input; PU (SDIO Mode)	VDDIO_SD
SDIO_CLK	I	N	Input; NoPull	Input; noPull	High-Z, NoPull	Input; noPull	Input; noPull	VDDIO_SD
BT_PCM_CLK	I/O	Υ	Input; NoPull ^c	Input; NoPull ^c	High-Z, NoPull	Output	Input, PD	BT_VDDIO



Table 23. I/O States (Cont.)

Name	I/O	Keeper ^a	Active Mode	Low Power State/ Sleep (All Power Present)	Power-down ^b (BT_REG_ON and WL_REG_ON Held Low)	Out-of-Reset; Before SW Download (BT_REG_ON High; WL_REG_ON High)	(WL_REG_ON High and BT_REG_ON = 0) and VDDIOs Are Present	Power Rail
BT_PCM_IN	I/O	Υ	Input; NoPull ^c	Input; NoPull ^c	High-Z, NoPull	Input; NoPull, Hi-Z	Input, PD	BT_VDDIO
BT_PCM_OUT	I/O	Y	Input; NoPull ^c	Input; NoPull ^c	High-Z, NoPull	Output	Input, PD	BT_VDDIO
BT_PCM_SYNC	I/O	Y	Input; NoPull ^c	Input; NoPull ^c	High-Z, NoPull	Output	Input, PD	BT_VDDIO
BT_I2S_WS	I/O	Y	PD^d	PD ^d	High-Z, NoPull	Input, PD	Input, PD	BT_VDDIO
BT_I2S_CLK	I/O	Υ	PD^d	PD^d	High-Z, NoPull	Input, PD	Input, PD	BT_VDDIO
BT_I2S_DI	I/O	Υ	PD^d	Input; PD ^d	High-Z, NoPull	Input, PD	Input, PD	BT_VDDIO
BT_I2S_DO	I/O	Υ	Output ^d	Output ^d	High-Z, NoPull	Input, PD	Input, PD	BT_VDDIO
WL GPIO_0	I/O	Y	Input/Output; PU, PD, NoPull (programmable [Default: PD])	Input/Output; PU, PD, NoPull (programmable [Default: PD])	High-Z, NoPull	Input; PD	Input; PD	VDDIO
WL GPIO_1	I/O	Y	Input/Output; PU, PD, NoPull (programmable [Default: NoPull])	Input/Output; PU, PD, NoPull (programmable [Default: NoPull])	High-Z, NoPull	Input; NoPull	Input; NoPull	VDDIO
WL GPIO_2	I/O	Y	Input/Output; PU, PD, NoPull (programmable [Default: NoPull])	Input/Output; PU, PD, NoPull (programmable [Default: NoPull])	High-Z, NoPull	Input; NoPull	Input; NoPull	VDDIO
WL GPIO_3	I/O		Input/Output; PU, PD, NoPull (programmable [Default: PD])	Input/Output; PU, PD, NoPull (programmable [Default: PD])	High-Z, NoPull	Input; PD	Input; PD	VDDIO
WL GPIO_4	I/O		Input/Output; PU, PD, NoPull (programmable [Default: NoPull])	Input/Output; PU, PD, NoPull (programmable [Default: NoPull])	High-Z, NoPull	Input; NoPull	Input; NoPull	VDDIO
WL GPIO_5	I/O	Y	Input/Output; PU, PD, NoPull (programmable [Default: PD])	Input/Output; PU, PD, NoPull (programmable [Default: PD])	High-Z, NoPull	Input; PD	Input; PD	VDDIO
WL GPIO_6	I/O	Y	Input/Output; PU, PD, NoPull (programmable [Default: NoPull])	Input/Output; PU, PD, NoPull (programmable [Default: NoPull])	High-Z, NoPull	Input; NoPull	Input; NoPull	VDDIO
WL GPIO_7	I/O	Y	Input/Output; PU, PD, NoPull (programmable [Default: NoPull])	Input/Output; PU, PD, NoPull (programmable [Default: NoPull])	High-Z, NoPull	Input; NoPull	Input; NoPull	VDDIO
WL GPIO_8	I/O	Y	Input/Output; PU, PD, NoPull (programmable [Default: PD]) ^e	Input/Output; PU, PD, NoPull (programmable [Default: PD]) ^e	High-Z, NoPull	Input; PD ^e	Input; PD ^e	VDDIO



Table 23. I/O States (Cont.)

Name	I/O	Keeper ^a	Active Mode	Low Power State/ Sleep (All Power Present)	Power-down ^b (BT_REG_ON and WL_REG_ON Held Low)	Out-of-Reset; Before SW Download (BT_REG_ON High; WL_REG_ON High)	(WL_REG_ON High and BT_REG_ON = 0) and VDDIOs Are Present	Power Rail
RF_SW_CTRL_X	0	N	Output, NoPull	Output, NoPull	High-Z, NoPull	Output, NoPull	Output, NoPull	VDDIO_RF

a. Keeper column: N = pad has no keeper. Y = pad has a keeper. Keeper is always active except in Power-down state. If there is no keeper, and it is an input and there is Nopull, then the pad should be driven to prevent leakage due to floating pad (SDIO_CLK, for example).
 b. In the Power-down state (xx_REG_ON=0): High-Z; NoPull => the pad is disabled because power is not supplied.
 c. Depending on whether the PCM interface is enabled and the configuration of PCM is in master or slave mode, it can be either output or input.
 d. Depending on whether the I²S interface is enabled and the configuration of I²S is in master or slave mode, it can be either output or input

e. NoPull when in SDIO mode.



13. DC Characteristics

13.1 Absolute Maximum Ratings

Caution: The absolute maximum ratings in Table 24 indicate levels where permanent damage to the device can occur, even if these limits are exceeded for only a brief duration. Functional operation is not guaranteed under these conditions. Operation at absolute maximum conditions for extended periods can adversely affect long-term reliability of the device.

Table 24. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
DC supply for VBAT and PA driver supply ^a	VBAT	-0.5 to +6.0	V
DC supply voltage for digital I/O	VDDIO	-0.5 to 3.9	V
DC supply voltage for RF switch I/Os	VDDIO_RF	-0.5 to 3.9	V
DC input supply voltage for CLDO and LNLDO	_	-0.5 to 1.575	V
DC supply voltage for RF analog	VDD1P2	-0.5 to 1.32	V
DC supply voltage for core	VDDC	-0.5 to 1.32	V
WRF_TCXO_VDD	_	-0.5 to 3.63	V
Maximum undershoot voltage for I/O ^b	V _{undershoot}	-0.5	V
Maximum overshoot voltage for I/O ^b	Vovershoot	VDDIO + 0.5	V
Maximum junction temperature	Tj	125	°C

a. The maximum continuous voltage is 4.8V. Voltage transients up to 6.0V (for up to 10 seconds), cumulative duration over the lifetime of the device, are allowed. Voltage transients as high as 5.0V (for up to 250 seconds), cumulative duration over the lifetime of the device, are allowed.

13.2 Environmental Ratings

The environmental ratings are shown in Table 25.

Table 25. Environmental Ratings

Characteristic	Value	Units	Conditions/Comments
Ambient Temperature (T _A)	-40 to +85	°C	Functional operation ^a
Storage Temperature	-40 to +125	°C	_
Relative Humidity	Less than 60		Storage
Relative Humility	Less than 85	%	Operation

a. Functionality is guaranteed but specifications require derating at extreme temperatures; see the specification tables for details.

13.3 Electrostatic Discharge Specifications

Extreme caution must be exercised to prevent electrostatic discharge (ESD) damage. Proper use of wrist and heel grounding straps to discharge static electricity is required when handling these devices. Always store unused material in its antistatic packaging.

Table 26. ESD Specifications

Pin Type	Symbol	Condition	ESD Rating	Unit
ESD, Handling Reference: NQY00083, Section 3.4, Group D9, Table B	ESD_HAND_HBM	Human body model: AEC-Q100-002 REV-E	±1000	>
CDM	ESD_HAND_CDM	Charged device model: AEC-Q100-011 REV-C1	±150 (WLAN pins) ±250 (non-WLAN pins)	V
MM	ESD_MM	Machine model: AEC-Q100-003 REV-E	±30	V

Document Number: 002-15057 Rev. *A Page 65 of 110

b. Duration not to exceed 25% of the duty cycle.



13.4 Recommended Operating Conditions and DC Characteristics

Caution: Functional operation is not guaranteed outside of the limits shown in Table 27 and operation outside these limits for extended periods can adversely affect long-term reliability of the device.

Table 27. Recommended Operating Conditions and DC Characteristics

Parameter	Cumbal		Unit		
Parameter	Symbol	Minimum	Typical	Maximum	Unit
DC supply voltage for VBAT	VBAT	3.0 ^a	_	4.8 ^b	V
DC supply voltage for core	VDD	1.14	1.2	1.26	V
DC supply voltage for RF blocks in chip	VDD1P2	1.14	1.2	1.26	V
DC supply voltage for TCXO input buffer	WRF_TCXO_VDD	1.62	1.8	1.98	V
DC supply voltage for digital I/O	VDDIO, VDDIO_SD	1.71	-	3.63	V
DC supply voltage for RF switch I/Os	VDDIO_RF	3.13	3.3	3.46	V
External TSSI input	WRF_TSSI_A, WRF_TSSI_G	0.15	_	0.95	V
Internal POR threshold	Vth_POR	0.4	_	0.7	V
	SDIO Interface I/O P	ins		•	
For VDDIO_SD = 1.8V:					
Input high voltage	VIH	1.27	_	_	V
Input low voltage	VIL	_	_	0.58	V
Output high voltage @ 2 mA	VOH	1.40	_	_	V
Output low voltage @ 2 mA	VOL	_	_	0.45	V
For VDDIO_SD = 3.3V:	1				
Input high voltage	VIH	0.625 × VDDIO	_	-	V
Input low voltage	VIL	_	_	0.25 × VDDIO	V
Output high voltage @ 2 mA	VOH	0.75 × VDDIO	_	-	V
Output low voltage @ 2 mA	VOL	-	_	0.125 × VDDIO	V
	Other Digital I/O Pi	ns			
For VDDIO = 1.8V:					
Input high voltage	VIH	0.65 × VDDIO	_	-	V
Input low voltage	VIL	_	-	0.35 × VDDIO	V
Output high voltage @ 2 mA	VOH	VDDIO – 0.45	_	-	V
Output low voltage @ 2 mA	VOL	_	-	0.45	V
For VDDIO = 3.3V:	<u> </u>	•			
Input high voltage	VIH	2.00	_	_	V
Input low voltage	VIL	_	_	0.80	V
Output high voltage @ 2 mA	VOH	VDDIO – 0.4	_	-	V
Output low Voltage @ 2 mA	VOL	_	_	0.40	V



Table 27. Recommended Operating Conditions and DC Characteristics (Cont.)

Parameter	Symbol		Unit		
i didilictor	- Cymbol	Minimum Typical		Maximum	Ome
RF S	witch Control Outp	ut Pins ^c			
For VDDIO_RF = 3.3V:					
Output high voltage @ 2 mA	VOH	VDDIO – 0.4	_	_	V
Output low voltage @ 2 mA	VOL	_	_	0.40	V
Output capacitance	C _{OUT}	-	_	5	pF

The CYW88335 is functional across this range of voltages. Optimal RF performance specified in the data sheet, however, is guaranteed only for 3.13V < VBAT

The maximum continuous voltage is 4.8V. Voltage transients up to 6.0V (for up to 10 seconds), cumulative duration over the lifetime of the device are allowed. Voltage transients as high as 5.0V (for up to 250 seconds), cumulative duration over the lifetime of the device are allowed. Programmable 2 mA to 16 mA drive strength. Default is 10 mA.




14. Bluetooth RF Specifications

Unless otherwise stated, limit values apply for the conditions specified in Table 25 on page 65 and Table 27 on page 66. Typical values apply for the following conditions:

- VBAT = 3.6V
- Ambient temperature +25°C

Figure 31. Port Locations for Bluetooth Testing



Note: All Bluetooth specifications are measured at the chip port unless otherwise specified.



Table 28. Bluetooth Receiver RF Specifications

Parameter	Conditions	Minimum	Typical	Maximum	Unit
Note: The specifications in this ta	able are measured at the chip port ou	tput unless oth	erwise specifie	d.	
	General				
Frequency range	_	2402	-	2480	MHz
	GFSK, 0.1% BER, 1 Mbps	_	-93.5	_	dBm
RX sensitivity	π /4–DQPSK, 0.01% BER, 2 Mbps	_	-95.5	_	dBm
	8-DPSK, 0.01% BER, 3 Mbps	_	-89.5	_	dBm
Input IP3	-	-16	_	_	dBm
Maximum input at antenna	-	_	_	-20	dBm
	RX LO Leak	age			
2.4 GHz band	_	_	-90.0	-80.0	dBm
	Interference Perfo	rmance ^a			
C/I co-channel	GFSK, 0.1% BER	_	8	_	dB
C/I 1-MHz adjacent channel	GFSK, 0.1% BER	_	- 7	_	dB
C/I 2-MHz adjacent channel	GFSK, 0.1% BER	_	-38	_	dB
C/I ≥ 3-MHz adjacent channel	GFSK, 0.1% BER	_	-56	_	dB
C/I image channel	GFSK, 0.1% BER	_	– 31	_	dB
C/I 1-MHz adjacent to image channel	GFSK, 0.1% BER	_	-46	-	dB
C/I co-channel	π/4-DQPSK, 0.1% BER	_	9	_	dB
C/I 1-MHz adjacent channel	π/4-DQPSK, 0.1% BER	_	-11	_	dB
C/I 2-MHz adjacent channel	π/4-DQPSK, 0.1% BER	_	-39	_	dB
C/I ≥ 3-MHz adjacent channel	π/4-DQPSK, 0.1% BER	_	- 55	_	dB
C/I image channel	π/4-DQPSK, 0.1% BER	_	-23	_	dB
C/I 1-MHz adjacent to image channel	π/4-DQPSK, 0.1% BER	-	-43	-	dB
C/I co-channel	8-DPSK, 0.1% BER	_	17	_	dB
C/I 1 MHz adjacent channel	8-DPSK, 0.1% BER	_	-4	_	dB
C/I 2 MHz adjacent channel	8-DPSK, 0.1% BER	_	-37	_	dB
C/I ≥ 3-MHz adjacent channel	8-DPSK, 0.1% BER	_	-53	_	dB
C/I Image channel	8-DPSK, 0.1% BER	_	-16	_	dB
C/I 1-MHz adjacent to image channel	8-DPSK, 0.1% BER	_	-37	-	dB
	Out-of-Band Blocking Pe	rformance (C\	N)		
30–2000 MHz	0.1% BER	-	-10.0	_	dBm
2000–2399 MHz	0.1% BER	_	-27	_	dBm
2498–3000 MHz	0.1% BER	_	-27	_	dBm
3000 MHz-12.75 GHz	0.1% BER	_	-10.0	_	dBm



Table 28. Bluetooth Receiver RF Specifications (Cont.)

Parameter	Conditions	Minimum	Typical	Maximum	Unit
	Out-of-Band Blocking Perfor	mance, Modulated	Interferer		
	GFSK (1	Mbps) ^b			
698–716 MHz	WCDMA	_	-13.5	_	dBm
776–849 MHz	WCDMA	_	-13.8	-	dBm
824–849 MHz	GSM850	_	-13.5	-	dBm
824–849 MHz	WCDMA	_	-14.3	-	dBm
880–915 MHz	E-GSM	_	-13.1	-	dBm
880–915 MHz	WCDMA	_	-13.1	-	dBm
1710–1785 MHz	GSM1800	_	-18.1	-	dBm
1710–1785 MHz	WCDMA	_	-17.4	-	dBm
1850–1910 MHz	GSM1900	_	-19.4	-	dBm
1850–1910 MHz	WCDMA	_	-18.8	-	dBm
1880–1920 MHz	TD-SCDMA	_	-19.7	-	dBm
1920–1980 MHz	WCDMA	_	-19.6	_	dBm
2010–2025 MHz	TD-SCDMA	_	-20.4	-	dBm
2500–2570 MHz	WCDMA	_	-20.4	-	dBm
2500–2570 MHz ^e	Band 7	_	-30.5	-	dBm
2300-2400 MHz ^f	Band 40	_	-34.0	-	dBm
2570–2620 MHz ^c	Band 38	_	-30.8	_	dBm
2545–2575 MHz ^d	XGP Band	_	-29.5	_	dBm
	π/4 DPSk	((2 Mbps) ^b		<u>'</u>	
698–716 MHz	WCDMA	_	-9.8	_	dBm
776–794 MHz	WCDMA	_	-9.7	_	dBm
824–849 MHz	GSM850	_	-10.7	_	dBm
824–849 MHz	WCDMA	_	-11.4	-	dBm
880–915 MHz	E-GSM	_	-10.4	_	dBm
880–915 MHz	WCDMA	_	-10.2	_	dBm
1710–1785 MHz	GSM1800	_	-15.8	_	dBm
1710–1785 MHz	WCDMA	_	-15.4	_	dBm
1850–1910 MHz	GSM1900	_	-16.6	_	dBm
1850–1910 MHz	WCDMA	_	-16.4	_	dBm
1880–1920 MHz	TD-SCDMA	_	-17.9	_	dBm
1920–1980 MHz	WCDMA	_	-16.8	_	dBm
2010–2025 MHz	TD-SCDMA	_	-18.6	-	dBm
2500–2570 MHz	WCDMA	_	-20.4	_	dBm
2500–2570 MHz ^e	Band 7	_	-31.9	_	dBm
2300–2400 MHz ^f	Band 40	_	-35.3	_	dBm
2570-2620 MHz ^c	Band 38	_	-31.8	_	dBm
2545-2575 MHz ^d	XGP Band	_	-31.1	_	dBm



Table 28. Bluetooth Receiver RF Specifications (Cont.)

Parameter	Conditions	Minimum	Typical	Maximum	Unit			
8DPSK (3 Mbps) ^b								
698–716 MHz	WCDMA	_	-12.6	_	dBm			
776–794 MHz	WCDMA	_	-12.6	_	dBm			
824–849 MHz	GSM850	_	-12.7	_	dBm			
824–849 MHz	WCDMA	_	-13.7	_	dBm			
880–915 MHz	E-GSM	_	-12.8	_	dBm			
880–915 MHz	WCDMA	_	-12.6	_	dBm			
1710–1785 MHz	GSM1800	_	-18.1	_	dBm			
1710–1785 MHz	WCDMA	_	-17.4	_	dBm			
1850–1910 MHz	GSM1900	_	-19.1	_	dBm			
1850–1910 MHz	WCDMA	_	-18.6	_	dBm			
1880–1920 MHz	TD-SCDMA	_	-19.3	_	dBm			
1920–1980 MHz	WCDMA	_	-18.9	_	dBm			
2010–2025 MHz	TD-SCDMA	_	-20.4	_	dBm			
2500–2570 MHz	WCDMA	_	-21.4	_	dBm			
2500–2570 MHz ^e	Band 7	_	-31.0	_	dBm			
2300–2400 MHz ^f	Band 40	_	-34.5	_	dBm			
2570–2620 MHz ^c	Band 38	_	-31.2	_	dBm			
2545–2575 MHz ^d	XGP Band	_	-30.0	_	dBm			
Spurious Emissions								
30 MHz-1 GHz		_	– 95	-62	dBm			
1–12.75 GHz		_	- 70	-47	dBm			
851–894 MHz		_	-147	-	dBm/Hz			
925–960 MHz		_	-147	-	dBm/Hz			
1805–1880 MHz		_	-147	-	dBm/Hz			
1930–1990 MHz		_	-147	-	dBm/Hz			
2110–2170 MHz		_	-147	-	dBm/Hz			

The maximum value represents the actual Bluetooth specification required for Bluetooth qualification as defined in the version 4.1 specification. Bluetooth reference level is taken at the 3 dB RX desense on each of the modulation schemes.

Interferer: 2380 MHz, BW=10 MHz; measured at 2480 MHz.

Interferer: 2355 MHz, BW=10 MHz; measured at 2480 MHz.

Interferer: 2360 MHz, BW=10 MHz; measured at 2480 MHz.

b.

c. d.

Interferer: 2360 MHz, BW=10 MHz; measured at 2402 MHz.



Table 29. Bluetooth Transmitter RF Specifications

Parameter	Conditions	Minimum	Typical	Maximum	Unit
Note: The specifications in this table	are measured at the chip port output	unless otherwi	se specified		
	General				
Frequency range		2402	-	2480	MHz
Basic rate (GFSK) TX power at Bluetooth ^a		11.0	13.0	_	dBm
QPSK TX Power at Bluetooth ^a		8.0	10.0	_	dBm
8PSK TX Power at Bluetooth		8.0	10.0	_	dBm
Power control step		2	4	8	dB
Note: Output power is with TCA and	TSSI enabled.				
	GFSK In-Band Spurious E	missions			
–20 dBc BW	_	_	0.93	1	MHz
	EDR In-Band Spurious E	missions	•		
1.0 MHz < M – N < 1.5 MHz	M – N = the frequency range for	_	-38	-26.0	dBc
1.5 MHz < M – N < 2.5 MHz	which the spurious emission is measured relative to the transmit	_	-31	-20.0	dBm
$ M - N \ge 2.5 \text{ MHz}^b$	center frequency.	_	-43	-40.0	dBm
	Out-of-Band Spurious Er	missions			
30 MHz to 1 GHz	_	_	_	–36.0 ^{c, d}	dBm
1 GHz to 12.75 GHz	-	-	-	–30.0 ^{b, e, f}	dBm
1.8 GHz to 1.9 GHz	_	-	-	-47.0	dBm
5.15 GHz to 5.3 GHz	-	_	-	-47.0	dBm
	GPS Band Spurious Em	issions			
Spurious emissions	-	-	-103	_	dBm
	Out-of-Band Noise F	loor ^g			
65–108 MHz	FM RX	_	-147	_	dBm/Hz
776–794 MHz	CDMA2000	_	-147	_	dBm/Hz
869–960 MHz	cdmaOne, GSM850	_	-147	_	dBm/Hz
925–960 MHz	E-GSM	_	-147	_	dBm/Hz
1570–1580 MHz	GPS	-	-146	-	dBm/Hz
1805–1880 MHz	GSM1800	-	-145	-	dBm/Hz
1930–1990 MHz	GSM1900, cdmaOne, WCDMA	-	-144	-	dBm/Hz
2110-2170 MHz	WCDMA	-	-141	-	dBm/Hz
2500–2570 MHz	Band 7	-	-140	-	dBm/Hz
2300–2400 MHz	Band 40	-	-140	ı	dBm/Hz
2570–2620 MHz	Band 38	-	-140	-	dBm/Hz
2545–2575 MHz	XGP Band	_	-140	_	dBm/Hz

a. Output power will be 1 dB lower at temperatures between -15°C and -40°C.

The typical number is measured at ±3 MHz offset.

The maximum value represents the value required for Bluetooth qualification as defined in the v4.1 specification.

d. The spurious emissions during Idle mode are the same as specified in Table 29 on page 72. Specified at the Bluetooth Antenna port. Meets this specification using a front-end band-pass filter.

e. f.

Transmitted power in cellular at the Bluetooth Antenna port. See Figure 31 on page 68 for the location of the port.



Table 30. Local Oscillator Performance

Parameter	Minimum	Typical	Maximum	Unit						
LO Perfo	rmance									
Lock time	_	72	_	μS						
Initial carrier frequency tolerance	-	±25	±75	kHz						
Frequen	Frequency Drift									
DH1 packet	_	±8	±25	kHz						
DH3 packet	-	±8	±40	kHz						
DH5 packet	-	±8	±40	kHz						
Drift rate	-	5	20	kHz/50 μs						
Frequency	Deviation									
00001111 sequence in payload ^a	140	155	175	kHz						
10101010 sequence in payload ^b	115	140	-	kHz						
Channel spacing	_	1	-	MHz						

Table 31. BLE RF Specifications

Parameter	Conditions	Minimum	Typical	Maximum	Unit
Frequency range	-	2402		2480	MHz
RX sense ^a	GFSK, 0.1% BER, 1 Mbps	-	-95.5	_	dBm
TX power ^b	_	-	8.5	_	dBm
Mod Char: delta F1 average	_	225	255	275	kHz
Mod Char: delta F2 max ^c	_	99.9	_	_	%
Mod Char: ratio	_	0.8	0.95	_	%

Dirty TX is On.

Document Number: 002-15057 Rev. *A

a. This pattern represents an average deviation in payload.b. Pattern represents the maximum deviation in payload for 99.9% of all frequency deviations.

BLE TX power can be increased to compensate for front-end losses such as BPF, diplexer, switch, etc.). The output is capped at 12 dBm out. The BLE TX power at the antenna port cannot exceed the 10 dBm specification limit.

At least 99.9% of all delta F2 max frequency values recorded over 10 packets must be greater than 185 kHz



15. WLAN RF Specifications


15.1 Introduction

The CYW88335 includes an integrated dual-band direct conversion radio that supports the 2.4 GHz and the 5 GHz bands. This section describes the RF characteristics of the 2.4 GHz and 5 GHz radio.

Unless otherwise stated, limit values apply for the conditions specified in Table 25 on page 65 and Table 27 on page 66. Typical values apply for the following conditions:

- VBAT = 3.6V
- Ambient temperature +25°C

Figure 32. Port Locations Showing Optional ePA and eLNA (Applies to 2.4 GHz and 5 GHz)



15.2 2.4 GHz Band General RF Specifications

Table 32. 2.4 GHz Band General RF Specifications

Item	Condition	Minimum	Typical	Maximum	Unit
TX/RX switch time	Including TX ramp down	_	_	5	μs
RX/TX switch time	Including TX ramp up	_	_	2	μs
Power-up and power-down ramp time	DSSS/CCK modulations	_	_	< 2	μs



15.3 WLAN 2.4 GHz Receiver Performance Specifications

Note: The specifications in Table 33 are specified at the RF port and include the use of an external FEM with LNA from the Cypress approved-vendor list (AVL), unless otherwise specified. Results with FEMs that are not on the Cypress AVL are not guaranteed.

Table 33. WLAN 2.4 GHz Receiver Performance Specifications

Parameter	Condition/Notes	Minimum	Typical	Maximum	Unit		
Frequency range	-	2400	_	2500	MHz		
	1 Mbps DSSS	_	-98.4	-	dBm		
RX sensitivity IEEE 802.11b (8% PER for 1024 octet	2 Mbps DSSS	_	-96.5	_	dBm		
PSDU) ^a	5.5 Mbps DSSS	-	-93.7	_	dBm		
,	11 Mbps DSSS	-	-91.4	_	dBm		
	6 Mbps OFDM	-	-95.5	_	dBm		
	9 Mbps OFDM	-	-94.1	_	dBm		
	12 Mbps OFDM	-	-93.2	_	dBm		
RX sensitivity IEEE 802.11g (10% PER for 1024 octet	18 Mbps OFDM	-	-90.6	_	dBm		
PSDU) ^a	24 Mbps OFDM	-	-87.3	_	dBm		
,	36 Mbps OFDM	-	-84.0	_	dBm		
	48 Mbps OFDM	-	-79.3	_	dBm		
	54 Mbps OFDM	_	-77.8	_	dBm		
	20 MHz channel spacing for all MCS rates						
	MCS0	-	-95.0	_	dBm		
DV	MCS1	-	-92.7	_	dBm		
RX sensitivity IEEE 802.11n (10% PER for 4096 octet	MCS2	_	-90.2	_	dBm		
PSDU) ^{a,b.} Defined for default	MCS3	_	-87.1	_	dBm		
parameters: 800 ns GI and non-STBC.	MCS4	_	-83.5	_	dBm		
11011 0120.	MCS5	_	-78.9	_	dBm		
	MCS6	-	-77.3	_	dBm		
	MCS7	_	-75.7	_	dBm		
	40 MHz channel spacing for all MCS rates						
	MCS0	-	-92.8	_	dBm		
DV	MCS1	_	-89.9	_	dBm		
RX sensitivity IEEE 802.11n (10% PER for 4096 octet PSDU) ^{a,c.} Defined for default	MCS2	_	-87.5	_	dBm		
	MCS3	-	-84.0	_	dBm		
parameters: 800 ns GI and non-STBC.	MCS4	-	-80.9	_	dBm		
	MCS5	-	-76.2	_	dBm		
	MCS6	-	-74.7	_	dBm		
	MCS7	_	-73.3	_	dBm		



Table 33. WLAN 2.4 GHz Receiver Performance Specifications (Cont.)

Parameter	Co	ndition/Notes		Minimum	Typical	Maximum	Unit
	20 MHz channel	spacing for all MCS r	ates				
	MCS0			-	-94.3	_	dBm
	MCS1		-	- 91.9	_	dBm	
RX sensitivity IEEE 802.11ac	MCS2			-	-90.1	_	dBm
(10% PER for 4096 octet PSDU) ^{a,d.} Defined for default parameters: 800 ns GI and	MCS3			-	-86.9	_	dBm
	MCS4			-	-83.4	_	dBm
non-STBC	MCS5			-	-78.9	_	dBm
	MCS6			_	-77.3	_	dBm
	MCS7			-	-75.6	_	dBm
	MCS8			-	- 71.2	_	dBm
	40 MHz channel	spacing for all MCS r	ates				
	MCS0		_	- 91.5	_	dBm	
	MCS1			-	-89.0	_	dBm
BV "" " IEEE 000 44	MCS2			-	-87.2	_	dBm
RX sensitivity IEEE 802.11ac (10% PER for 4096 octet	MCS3			-	-84.0	_	dBm
PSDU) ^{a,e.} Defined for default	MCS4			-	-80.8	_	dBm
parameters: 800 ns GI and non-STBC.	MCS5			-	-76.3	_	dBm
non orbo.	MCS6			-	-74.7	_	dBm
	MCS7			-	-73.3	_	dBm
	MCS8			-	-68.9	_	dBm
	MCS9			-	- 67.6	_	dBm
	MCS7	20 MHz		-	-77.4	_	dBm
RX sensitivity IEEE 802.11ac	MCS8	20 MHz		_	-74.7	_	dBm
20/40/80 MHz channel spacing with LDPC (10% PER for 4096 octet PSDU) at WLAN RF port. Defined for default param- eters: 800 ns GI, LDPC coding,	MCS7	40 MHz		-	-74.6	_	dBm
	MCS8	40 MHz		_	-71.6	_	dBm
	MCS9	40 MHz		_	-70.1	_	dBm
	MCS7	80 MHz		-	- 71.5	-	dBm
and non-STBC.	MCS8	80 MHz		-	-68.1	_	dBm
	MCS9	80 MHz		-	-66.0	_	dBm



Table 33. WLAN 2.4 GHz Receiver Performance Specifications (Cont.)

Parameter	Condition	n/Notes	Minimum	Typical	Maximum	Unit
	776–794 MHz	CDMA2000	_	-24	_	dBm
	824–849 MHz ^g	cdmaOne	-	-25	_	dBm
	824–849 MHz	GSM850	_	-15	-	dBm
	880–915 MHz	E-GSM	_	-16	-	dBm
	1710–1785 MHz	GSM1800	-	-18	-	dBm
Blocking level for 3 dB RX	1850–1910 MHz	GSM1800	_	-19	-	dBm
sensitivity degradation	1850–1910 MHz	cdmaOne	-	-26	-	dBm
(without external filtering) ^f	1850–1910 MHz	WCDMA	_	-26	_	dBm
	1920–1980 MHz	WCDMA	_	-28.5	_	dBm
	2500–2570 MHz	Band 7	-	-45	-	dBm
	2300–2400 MHz	Band 40	-	-50	_	dBm
	2570–2620 MHz	Band 38	_	-45	-	dBm
	2545–2575 MHz	XGP Band	_	-45	-	dBm
In-band static CW jammer immunity (fc – 8 MHz < fcw < + 8 MHz)	RX PER < 1%, 54 Mbps OFDM, 1000 octet PSDU for: (RxSens + 23 dB < Rxlevel < max input level)		-80	-	-	dBm
Input in-band IP3 ^a	Maximum LNA gain		-	-15.5	-	dBm
input in-band 123*	Minimum LNA gain		_	-1.5	-	dBm
	@ 1, 2 Mbps (8% PER, 1024 octets)		-3.5	-	-	dBm
Marchaelan and a land	@ 5.5, 11 Mbps (8% PER, 1024 octets)		-9.5	_	-	dBm
Maximum receive level @ 2.4 GHz	@ 6-54 Mbps (10% PER, 1024 octets)		-9.5	_	_	dBm
9 = · · · · · ·	@ MCS0-7 rates (10%	6 PER, 4095 octets)	-9.5	_	-	dBm
	@ MCS8-9 rates (10%	6 PER, 4095 octets)	–11.5	_	_	dBm
LPF 3 dB bandwidth	_		9	_	36	MHz
Adjacent channel rejection—		Desired and interf	ering signal	30 MHz ap	art	
DSSS	1 Mbps DSSS	–74 dBm	35	_	_	dB
(Difference between interfering and desired signal at 8% PER	2 Mbps DSSS	–74 dBm	35	_	_	dB
for 1024 octet PSDU with		Desired and interf	ering signal	25 MHz ap	art	
desired signal level as specified in Condition/Notes)	5.5 Mbps DSSS	–70 dBm	35	_	_	dB
specified in Condition/Notes)	11 Mbps DSSS	–70 dBm	35	_	_	dB
	6 Mbps OFDM	–79 dBm	16	_	_	dB
Adjacent channel rejection—	9 Mbps OFDM	–78 dBm	15	_	_	dB
OFDM (Difference between interfering and desired signal (25 MHz apart) at 10% PER for 1024 octet PSDU with desired signal	12 Mbps OFDM	–76 dBm	13	_	_	dB
	18 Mbps OFDM	–74 dBm	11	_	_	dB
	24 Mbps OFDM	–71 dBm	8	_	_	dB
level as specified in Condition/	36 Mbps OFDM	–67 dBm	4	_	_	dB
Notes)	48 Mbps OFDM	–63 dBm	0	-	_	dB
	54 Mbps OFDM	–62 dBm	–1	_	_	dB



Table 33. WLAN 2.4 GHz Receiver Performance Specifications (Cont.)

Parameter	Condition	n/Notes	Minimum	Typical	Maximum	Unit
	MCS0	–79 dBm	16	_	_	dB
	MCS1	–76 dBm	13	_	_	dB
Adjacent channel rejection	MCS2	–74 dBm	11	_	_	dB
MCS0–9 (Difference between	MCS3	–71 dBm	8	_	_	dB
interfering and desired signal (25 MHz apart) at 10% PER for	MCS4	–67 dBm	4	_	_	dB
4096 octet PSDU with desired	MCS5	–63 dBm	0	_	_	dB
signal level as specified in	MCS6	–62 dBm	-1	_	_	dB
Condition/Notes)	MCS7	-61 dBm	-2	_	-	dB
	MCS8	–59 dBm	-4	_	_	dB
	MCS9	–57 dBm	-6	_	_	dB
Maximum receiver gain	_	_	_	95	_	dB
Gain control step	_	_	_	3	_	dB
RSSI accuracy ^h	Range –95 dBmi to –3	0 dBm	- 5	_	5	dB
RSSI accuracy	Range above –30 dBm		-8	_	8	dB
Return loss	$Z_0 = 50\Omega$, across the d	lynamic range	10	11.5	13	dB
Receiver cascaded noise figure	At maximum gain		-	4	-	dB

- a. Derate by 1.5 dB for -40°C to -10°C and 55°C to 85°C.
- b. Sensitivity degradations for alternate settings in MCS modes. MM: 0.5 dB drop, and SGI: 2 dB drop.
- c. Sensitivity degradations for alternate settings in MCS modes. MM: 0.5 dB drop, and SGI: 2 dB drop.
- d. Sensitivity degradations for alternate settings in MCS modes. MM: 0.5 dB drop, and SGI: 2 dB drop.
- e. Sensitivity degradations for alternate settings in MCS modes. MM: 0.5 dB drop, and SGI: 2 dB drop.
- f. The cellular standard listed for each band indicates the type of modulation used to generate the interfering signal in that band for the purpose of this test. It is not intended to indicate any specific usage of each band in any specific country.
- g. The blocking levels are valid for channels 1 to 11. (For higher channels, the performance may be lower due to third harmonic signals (3 × 824 MHz) falling within band.)
- h. The minimum and maximum values shown have a 95% confidence level.
- i. -95 dBm with calibration at the time of manufacture, -92 dBm without calibration.



15.4 WLAN 2.4 GHz Transmitter Performance Specifications

Note: The specifications in Table 34 include the use of the CYW88335's internal PAs and are specified at the chip port.

Table 34. WLAN 2.4 GHz Transmitter Performance Specifications

Parameter	Condition	/Notes	Minimum	Typical	Maximum	Unit
Frequency range	_		2400	_	2500	MHz
	76–108 MHz	FM RX	_	-148.5	_	dBm/Hz
	776–794 MHz	_	-	-126.5	_	dBm/Hz
	869–960 MHz	cdmaOne, GSM850	-	-162.5	_	dBm/Hz
	925–960 MHz	E-GSM	_	-162.5	_	dBm/Hz
	1570–1580 MHz	GPS	_	-149.5	_	dBm/Hz
Transmitted power in cellular and FM bands (at 18.5 dBm, 100% duty cycle, 1 Mbps CCK) ^a	1805–1880 MHz	GSM1800	_	-140.5	_	dBm/Hz
	1930–1990 MHz	GSM1900, cdmaOne, WCDMA	-	-137.5	_	dBm/Hz
	2110–2170 MHz	WCDMA	_	-128.5	_	dBm/Hz
	2500–2570 MHz	Band 7	_	-104.5	_	dBm/Hz
	2300–2400 MHz	Band 40	-	-94.5	_	dBm/Hz
	2570–2620 MHz	Band 38	_	-119.5	_	dBm/Hz
	2545–2575 MHz	XGP Band	_	-109.5	_	dBm/Hz
Harmonic level (at 18 dBm	4.8–5.0 GHz	2nd harmonic	_	-7.5	_	dBm/1 MHz
with 100% duty cycle)	7.2–7.5 GHz	3rd harmonic	_	-17.5	_	dBm/1 MHz
			EVM	Does Not Exc	ceed	
	802.11b (DSSS/CCK)	–9 dB	-	21.5	_	dBm
	OFDM, BPSK	–8 dB	_	20	_	dBm
	OFDM, QPSK	–13 dB	_	20	_	dBm
TX power at the chip port for highest power level setting at	OFDM, 16-QAM	–19 dB	_	19	_	dBm
25°C and VBAT = 3.6V with spectral mask and EVM	OFDM, 64-QAM (R = 3/4)	–25 dB	_	19	_	dBm
compliance ^{b, c}	OFDM, 64-QAM (MCS7, HT20)	–27 dB	-	19	_	dBm
	OFDM, 256-QAM (MCS8, VHT20)	–30 dB	_	17	_	dBm
	OFDM, 256-QAM (MCS8, VHT40)	–32 dB	-	17	_	dBm
Phase noise	37.4 MHz Crystal, In kHz to 10 MHz	tegrated from 10	-	0.45	_	Degrees RMS
TX power control dynamic range	_		10	_	_	dB
Closed-loop TX power variation at highest power level setting	Across full temperate range. Applies across 20 dBm output power	s 10 dBm to	-	-	±1.5	dB
Carrier suppression	_		15	_	_	dBc
Gain control step	_		_	0.25	_	dB



Table 34. WLAN 2.4 GHz Transmitter Performance Specifications (Cont.)

Parameter	Condition/Notes	Minimum	Typical	Maximum	Unit
Return loss at Chip port TX	$Z_{o} = 50\Omega$	-	6	-	dB

a. The cellular standards listed indicate only typical usages of that band in some countries. Other standards may also be used within those bands.

15.5 WLAN 5 GHz Receiver Performance Specifications 4

Note: The specifications in Table 35 are specified at the RF port and include the use of an external FEM with LNA from the Cypress approved-vendor list (AVL), unless otherwise specified. Results with FEMs that are not on the Cypress AVL are not guaranteed.

Table 35. WLAN 5 GHz Receiver Performance Specifications

Parameter	Condition/Notes	Minimum	Typical	Maximum	Unit
Frequency range	-	4900	-	5845	MHz
	6 Mbps OFDM	_	-94.5	_	dBm
	9 Mbps OFDM	_	-93.1	-	dBm
	12 Mbps OFDM	_	-92.2	-	dBm
RX sensitivity IEEE 802.11a	18 Mbps OFDM	_	-89.6	-	dBm
PSDU) ^a	24 Mbps OFDM	_	-86.3	_	dBm
RX sensitivity IEEE 802.11a (10% PER for 1000 octet PSDU) ^a RX sensitivity IEEE 802.11n (10% PER for 4096 octet PSDU) ^a Defined for default parameters: 800 ns GI and non-STBC. RX sensitivity IEEE 802.11n (10% PER for 4096 octet	36 Mbps OFDM	_	-83	_	dBm
	48 Mbps OFDM	_	-78.3	_	dBm
	54 Mbps OFDM	_	-76.8	_	dBm
	20 MHz channel spacing for all MCS rates				
	MCS0	_	-94	_	dBm
RX sensitivity IFFF 802.11n	MCS1	_	-91.7	_	dBm
(10% PER for 4096 octet	MCS2	_	-89.2	_	dBm
	MCS3	_	-86.1	_	dBm
eters: 800 ns GI and non-	MCS4	_	-82.5	_	dBm
STBC.	MCS5	_	- 77.9	_	dBm
	MCS6	_	-76.3	_	dBm
	MCS7	_	-74.7	_	dBm
	40 MHz channel spacing for all MCS rates				
	MCS0	_	-91.8	_	dBm
RX sensitivity IEEE 802.11n	MCS1	_	-88.9	_	dBm
(10% PER for 4096 octet	MCS2	_	-86.5	_	dBm
PSDU) ^a Defined for default parameters: 800 ns GI and non-STBC.	MCS3	_	-83.0	_	dBm
	MCS4	_	-79.9	_	dBm
	MCS5	_	-75.2	_	dBm
	MCS6	_	-73.7	_	dBm
(10% PER for 4096 octet PSDU) ^a Defined for default parameters: 800 ns GI and non-STBC. RX sensitivity IEEE 802.11n (10% PER for 4096 octet PSDU) ^a Defined for default parameters: 800 ns GI and non-	MCS7	_	-72.3	_	dBm

Derate by 1.5 dB for temperatures less than –10°C or more than 55°C, or voltages less than 3.0V. Derate by 3.0 dB for voltages of less than 2.7V, or voltages of less than 3.0V at temperatures less than –10°C or greater than 55°C. Derate by 4.5 dB for –40°C to –30°C.

TX power for Channel 1 and Channel 11 is specified by nonvolatile memory parameters.



Table 35. WLAN 5 GHz Receiver Performance Specifications (Cont.)

Parameter	Conditi	on/Notes	Minimum	Typical	Maximum	Unit	
	20 MHz channel space	cing for all MCS rates					
	MCS0		_	-93.3	-	dBm	
	MCS1		_	-90.3	-	dBm	
RX sensitivity IEEE 802.11ac	MCS2		_	-87.9	-	dBm	
(10% PER for 4096 octet PSDU) ^a	MCS3		_	-84.9	-	dBm	
Defined for default param-	MCS4		_	-81.4	-	dBm	
eters: 800 ns GI and non- STBC.	MCS5		_	-76.7	-	dBm	
	MCS6		_	-75.1	-	dBm	
	MCS7		_	-74.6	-	dBm	
	MCS8		_	-70.2	-	dBm	
	40 MHz channel space	cing for all MCS rates			<u>l</u>		
	MCS0		_	-90.5	-	dBm	
	MCS1		_	-87.4	_	dBm	
RX sensitivity IEEE 802.11ac	MCS2		_	-85.3	-	dBm	
(10% PER for 4096 octet	MCS3		_	-82.1	_	dBm	
PSDU) ^a Defined for default param-	MCS4		_	– 79	_	dBm	
eters: 800 ns GI and non-	MCS5		_	-73.9	-	dBm	
STBC.	MCS6	MCS6		-72.4	-	dBm	
	MCS7		_	-72.3	-	dBm	
	MCS8		_	-67.9	-	dBm	
	MCS9		_	-66.6	-	dBm	
	80 MHz channel spacing for all MCS rates						
	MCS0		_	-87	-	dBm	
	MCS1		_	-83.9	-	dBm	
RX sensitivity IEEE 802.11ac	MCS2		_	-81.9	_	dBm	
(10% PER for 4096 octet	MCS3		_	-78.1	-	dBm	
PSDU) ^a Defined for default param-	MCS4		_	– 75	-	dBm	
eters: 800 ns GI and non-	MCS5		_	-73	_	dBm	
STBC.	MCS6		_	-68.5	_	dBm	
	MCS7		_	-68.5	_	dBm	
	MCS8		_	-64.3	_	dBm	
	MCS9		_	-62.7	_	dBm	
	MCS7	20 MHz	_	-76.4	_	dBm	
RX sensitivity IEEE 802.11ac	MCS8	20 MHz	_	-73.7	_	dBm	
20/40/80 MHz channel spacing with LDPC (10% PER for 4096 octet PSDU) at WLAN RF port. Defined for	MCS7	40 MHz	_	-73.6	_	dBm	
	MCS8	40 MHz	_	-70.6	_	dBm	
	MCS9	40 MHz	_	-69.1	_	dBm	
default parameters: 800 ns GI, LDPC coding and non-	MCS7	80 MHz	_	-70.5	_	dBm	
STBC.	MCS8	80 MHz	_	– 67.1	-	dBm	
	MCS9	80 MHz	_	-65.0	_	dBm	



Table 35. WLAN 5 GHz Receiver Performance Specifications (Cont.)

Parameter	Conditi	on/Notes	Minimum	Typical	Maximum	Unit
	776–794 MHz	CDMA2000	-21	1	_	dBm
	824–849 MHz	cdmaOne	-20	1	_	dBm
	824–849 MHz	GSM850	-12	1	_	dBm
	880–915 MHz	E-GSM	-12	-	_	dBm
	1710–1785 MHz	GSM1800	-15	_	_	dBm
Blocking level for 1 dB RX	1850–1910 MHz	GSM1800	-15	_	_	dBm
sensitivity degradation	1850–1910 MHz	cdmaOne	-20	_	_	dBm
(without external filtering)b	1850–1910 MHz	WCDMA	-21	_	_	dBm
	1920–1980 MHz	WCDMA	-21	_	_	dBm
	2500–2570 MHz	Band 7	-21	_	_	dBm
	2300–2400 MHz	Band 40	-21	_	_	dBm
	2570-2620 MHz	Band 38	-21	_	_	dBm
	2545–2575 MHz	XGP Band	-21	_	_	dBm
	Maximum LNA gain	1	_	-15.5	_	dBm
Input in-band IP3 ^a	Minimum LNA gain		_	-1.5	_	dBm
Maximum receive level	@ 6, 9, 12 Mbps		-9.5	_	_	dBm
@ 5.24 GHz	@ 18, 24, 36, 48, 54	Mbps	-14.5	_	_	dBm
LPF 3 dB bandwidth	_		9	_	36	MHz
	6 Mbps OFDM	–79 dBm	16	_	_	dB
	9 Mbps OFDM	–78 dBm	15	_	_	dB
Adjacent channel rejection	12 Mbps OFDM	–76 dBm	13	_	_	dB
(Difference between interfering and desired signal (20	18 Mbps OFDM	–74 dBm	11	_	_	dB
MHz apart) at 10% PER for	24 Mbps OFDM	–71 dBm	8	_	_	dB
1000 octet PSDU with desired signal level as	36 Mbps OFDM	–67 dBm	4	_	_	dB
specified in Condition/Notes)	48 Mbps OFDM	–63 dBm	0	_	_	dB
	54 Mbps OFDM	–62 dBm	-1	_	_	dB
	65 Mbps OFDM	-61 dBm	-2	-	_	dB
	6 Mbps OFDM	–78.5 dBm	32	-	_	dB
	9 Mbps OFDM	–77.5 dBm	31	_	_	dB
Alternate adjacent channel rejection	12 Mbps OFDM	–75.5 dBm	29	-	_	dB
(Difference between inter-	18 Mbps OFDM	-73.5 dBm	27	-	_	dB
fering and desired signal (40 MHz apart) at 10% PER for	24 Mbps OFDM	-70.5 dBm	24	-	_	dB
1000 ^c octet PSDU with	36 Mbps OFDM	–66.5 dBm	20	_	_	dB
desired signal level as specified in Condition/Notes)	48 Mbps OFDM	-62.5 dBm	16	_	_	dB
	54 Mbps OFDM	–61.5 dBm	15	_	_	dB
	65 Mbps OFDM	–60.5 dBm	14	_	_	dB
Maximum receiver gain	_	ı	_	95	_	dB
Gain control step	_		_	3	_	dB
RSSI accuracy ^d	Range –95 dBm ^e to -	-30 dBm	-5	_	5	dB
RSSI accuracy	Range above –30 dB		-8		8	dB



Table 35. WLAN 5 GHz Receiver Performance Specifications (Cont.)

Parameter	Condition/Notes	Minimum	Typical	Maximum	Unit
Return loss	$Z_0 = 50\Omega$, across the dynamic range	10	_	13	dB
Receiver cascaded noise figure	At maximum gain	ı	4	6	dB

a. Derate by 1.5 dB for -40° C to -10° C and 55°C to 85°C.

15.6 WLAN 5 GHz Transmitter Performance Specifications

Note: The specifications in Table 35 include the use of the CYW88335's internal PAs and are specified at the chip port.

Table 36. WLAN 5 GHz Transmitter Performance Specifications

Parameter	Condition/Notes		Minimum	Typical	Maximum	Unit
Frequency range		_	4900	_	5845	MHz
	76–108 MHz	FM RX	_	-161.5	_	dBm/Hz
	776–794 MHz	_	_	-161.5	-	dBm/Hz
	869–960 MHz	cdmaOne, GSM850	_	-161.5	_	dBm/Hz
	925–960 MHz	E-GSM	_	-161.5	_	dBm/Hz
	1570–1580 MHz	GPS	_	-161.5	_	dBm/Hz
	1805–1880 MHz	GSM1800	_	-159.5	_	dBm/Hz
Transmitted power in cellular and FM bands (at 18.5 dBm) ^a	1930–1990 MHz	GSM1900, cdmaOne, WCDMA	-	-161.5	_	dBm/Hz
	2110-2170 MHz	WCDMA	_	-158.5	-	dBm/Hz
	2400–2483 MHz	BT/WLAN	_	-156.5	_	dBm/Hz
	2500–2570 MHz	Band 7	_	-156.5	-	dBm/Hz
	2300–2400 MHz	Band 40	_	-156.5	-	dBm/Hz
	2570–2620 MHz	Band 38	_	-156.5	-	dBm/Hz
	2545–2575 MHz	XGP band	_	-156.5	-	dBm/Hz
Harmonic level (at 17 dBm)	9.8–11.570 GHz	2nd harmonic	-	-30.5	_	dBm/MHz
	OFDM, QPSK	–13 dB	_	21.5	-	dBm
	OFDM, 16-QAM	–19 dB	_	19	-	dBm
TX power at the chip port for	OFDM, 64-QAM (R = 3/4)	–25 dB	_	19	_	dBm
highest power level setting at 25°C and VBAT = 3.6V with spectral mask and EVM	OFDM, 64-QAM (MCS7, HT20)	–27 dB	-	19	_	dBm
compliance ^{b, c}	OFDM, 256-QAM (MCS8, VHT80)	-30 dB	-	17	_	dBm
	OFDM, 256-QAM (MCS9, VHT40 and VHT80)	-32 dB	-	17	_	dBm
Phase noise	37.4 MHz crystal, inte 10 MHz	grated from 10 kHz to	_	0.45	_	Degrees RMS

Document Number: 002-15057 Rev. *A Page 83 of 110

b. The cellular standard listed for each band indicates the type of modulation used to generate the interfering signal in that band for the purpose of this test. It is not intended to indicate any specific usage of each band in any specific country.

c. For 65 Mbps, the size is 4096.

d. The minimum and maximum values shown have a 95% confidence level.

e. -95 dBm with calibration at the time of manufacture, -92 dBm without calibration.



Table 36. WLAN 5 GHz Transmitter Performance Specifications (Cont.)

Parameter	Condition/Notes	Minimum	Typical	Maximum	Unit
TX power control dynamic range	_	10	_	_	dB
Closed loop TX power variation at highest power level setting	Across full-temperature and voltage range. Applies across 10 to 20 dBm output power range.	-	-	±2.0	dB
Carrier suppression	-	15	_	_	dBc
Gain control step	-	-	0.25	_	dB
Return loss	$Z_0 = 50\Omega$	ı	6	_	dB

15.7 General Spurious Emissions Specifications

Table 37. General Spurious Emissions Specifications

Parameter	Condition/Notes		Min.	Тур.	Max.	Unit
Frequency range	_		2400	-	2500	MHz
	Gene	eral Spurious Emissio	ns			
	30 MHz < f < 1 GHz	RBW = 100 kHz	-	-93	_	dBm
TX emissions	1 GHz < f < 12.75 GHz	RBW = 1 MHz	_	-45.5	_	dBm
1 A emissions	1.8 GHz < f < 1.9 GHz	RBW = 1 MHz	_	- 72	_	dBm
	5.15 GHz < f < 5.3 GHz	RBW = 1 MHz	_	-87	_	dBm
	30 MHz < f < 1 GHz	RBW = 100 kHz	_	-107	_	dBm
DV/standby amissions	1 GHz < f < 12.75 GHz	RBW = 1 MHz	_	–65 ^a	_	dBm
RX/standby emissions	1.8 GHz < f < 1.9 GHz	RBW = 1 MHz	-	-87	_	dBm
	5.15 GHz < f < 5.3 GHz	RBW = 1 MHz	_	-100	_	dBm

The value presented in this table is the result of LO leakage at 3/2 * f_c for 2.4 GHz or 2/3 * f_c for 5 GHz (where f_c is the carrier frequency). For all other emissions in this range, the value is -96 dBm.

Document Number: 002-15057 Rev. *A Page 84 of 110

The cellular standards listed indicate only typical usages of that band in some countries. Other standards may also be used within those bands. Derate by 1.5 dB for temperatures less than -10° C or more than 55°C, or voltages less than 3.0V. Derate by 3.0 dB for voltages of less than 2.7V, or voltages of less than 3.0V at temperatures less than -10° C or greater than 55°C. Derate by 4.5 dB for -40° C to -30° C. TX power for Channel 1 and Channel 11 is specified by non-volatile memory parameters.



16. Internal Regulator Electrical Specifications

Functional operation is not guaranteed outside of the specification limits provided in this section.

16.1 Core Buck Switching Regulator

Table 38. Core Buck Switching Regulator (CBUCK) Specifications

Specification	Notes	Min.	Тур.	Max.	Units
Input supply voltage (DC)	DC voltage range inclusive of disturbances.	3.0	3.6	4.8 ^a	V
PWM mode switching frequency	CCM, Load > 100 mA VBAT = 3.6V	2.8	4	5.2	MHz
PWM output current	-	_	_	600	mA
Output current limit	-	-	1400		mA
Output voltage range	Programmable, 30 mV steps Default = 1.35V	1.2	1.35	1.5	V
PWM output voltage DC accuracy	Includes load and line regulation. Forced PWM mode	-4	_	4	%
PWM ripple voltage, static	Measure with 20 MHz bandwidth limit. Static Load. Max. Ripple based on VBAT = 3.6V, Vout = 1.35V, Fsw = 4 MHz, 2.2 μ H inductor L > 1.05 μ H, Cap + Board total-ESR < 20 m Ω , C _{out} > 1.9 μ F, ESL<200 μ H	-	7	20	mVpp
PWM mode peak efficiency	Peak Efficiency at 200 mA load	78	86	_	%
PFM mode efficiency	10 mA load current	70	81	_	%
Start-up time from power down	VIO already ON and steady. Time from REG_ON rising edge to CLDO reaching 1.2V	-	_	850	μs
External inductor	0806 size, ± 30%, 0.11 ± 25% Ohms	-	2.2	_	μH
External output capacitor	Ceramic, X5R, 0402, ESR <30 mΩ at 4 MHz, ± 20%, 6.3V	2.0 ^b	4.7	10 ^c	μF
External input capacitor	For SR_VDDBATP5V pin, ceramic, X5R, 0603, ESR < 30 m Ω at 4 MHz, ± 20%, 6.3V, 4.7 μ F	0.67 ^b	4.7	_	μF
Input supply voltage ramp-up time	0 to 4.3V	40	_	_	μs

a. The maximum continuous voltage is4.8V. Voltage transients up to 6.0V (for up to 10 seconds), cumulative duration over the lifetime of the device, are allowed. Voltage transients as high as 5.0V (for up to 250 seconds), cumulative duration over the lifetime of the device, are allowed.

b. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.

c. Total capacitance includes those connected at the far end of the active load.



16.2 3.3V LDO (LDO3P3)

Table 39. LDO3P3 Specifications

Specification	Notes	Min.	Тур.	Max.	Units
Input supply voltage, V _{in}	Min. = V _o + 0.2V = 3.5V dropout voltage requirement must be met under maximum load for performance specifications.	3.0	3.6	4.8 ^a	V
Output current	-	0.001	-	450	mA
Nominal output voltage, V _o	Default = 3.3V	-	3.3	-	V
Dropout voltage	At max load.	-	_	200	mV
Output voltage DC accuracy	Includes line/load regulation.	- 5	_	+5	%
Quiescent current	No load	-	_	100	μA
Line regulation	V _{in} from (V _o + 0.2V) to 4.8V, max load	-	_	3.5	mV/V
Load regulation	load from 1 mA to 450 mA	-	_	0.3	mV/mA
PSRR	$V_{in} \ge V_o + 0.2V$, $V_o = 3.3V$, $C_o = 4.7 \mu F$, Max. load, 100 Hz to 100 kHz	20	_	-	dB
LDO turn-on time	Chip already powered up.	-	160	250	μs
External output capacitor, Co	Ceramic, X5R, 0402, (ESR: 5 m Ω –240 m Ω), ± 10%, 10V	1.0 ^b	4.7	10	μF
External input capacitor	For SR_VDDBATA5V pin (shared with Bandgap) Ceramic, X5R, 0402, (ESR: 30m-200 mΩ), ± 10%, 10V. Not needed if sharing VBAT capacitor 4.7 μF with SR_VDDBATP5V.	-	4.7	_	μF

The maximum continuous voltage is 4.8V. Voltage transients up to 6.0V (for up to 10 seconds), cumulative duration over the lifetime of the device, are allowed. Voltage transients as high as 5.0V (for up to 250 seconds), cumulative duration over the lifetime of the device, are allowed. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.



16.3 2.5V LDO (BTLDO2P5)

Table 40. BTLDO2P5 Specifications

Specification	Notes	Min.	Тур.	Max.	Units
Input supply voltage	Min. = 2.5V + 0.2V = 2.7V. Dropout voltage requirement must be met under maximum load for performance specifications.	3.0	3.6	4.8 ^a	V
Nominal output voltage	Default = 2.5V.	-	2.5	_	V
	Range	2.2	2.5	2.8	V
Output voltage programmability	Accuracy at any step (including line/load regulation), load > 0.1 mA.	– 5	_	5	%
Dropout voltage	At maximum load.	_	_	200	mV
Output current	-	0.1	_	70	mA
Quiescent current	No load.	-	8	16	μA
Quiescent current	Maximum load at 70 mA.	_	660	700	μA
Leakage current	Power-down mode.	_	1.5	5	μA
Line regulation	V _{in} from (V _o + 0.2V) to 4.8V, maximum load.	_	-	3.5	mV/V
Load regulation	Load from 1 mA to 70 mA, V _{in} = 3.6V.	-	-	0.3	mV/mA
PSRR	$V_{in} \ge V_{o} + 0.2V$, $V_{o} = 2.5V$, $C_{o} = 2.2 \mu F$, maximum load, 100 Hz to 100 kHz.	20	_	_	dB
LDO turn-on time	Chip already powered up.	_	_	150	μs
In-rush current	$V_{in} = V_o + 0.15V$ to 4.8V, $C_o = 2.2 \mu F$, No load.	_	-	250	mA
External output capacitor, Co	Ceramic, X5R, 0402, (ESR: 5–240 mΩ), ±10%, 10V	0.7 ^b	2.2	2.64	μF
External input capacitor	For SR_VDDBATA5V pin (shared with Bandgap) ceramic, X5R, 0402, (ESR: 30–200 mΩ), ±10%, 10V. Not needed if sharing VBAT 4.7 μF capacitor with SR_VDDBATP5V.	-	4.7	_	μF

The maximum continuous voltage is 4.8V. Voltage transients up to 6.0V (for up to 10 seconds), cumulative duration over the lifetime of the device, are allowed. Voltage transients as high as 5.0V (for up to 250 seconds), cumulative duration over the lifetime of the device, are allowed. The minimum value refers to the residual capacitor value after taking into account part-to-part tolerance, DC-bias, temperature, and aging.

Document Number: 002-15057 Rev. *A



16.4 CLDO

Table 41. CLDO Specifications

Specification	Notes	Min.	Тур.	Max.	Units
Input supply voltage, V _{in}	Min. = 1.2 + 0.15V = 1.35V dropout voltage requirement must be met under maximum load.	1.3	1.35	1.5	V
Output current	-	0.2	_	300	mA
Output voltage, V _o	Programmable in 25 mV steps. Default = 1.2.V	1.1	1.2	1.275	V
Dropout voltage	At max. load	-	_	150	mV
Output voltage DC accuracy	Includes line/load regulation	-4	_	+4	%
Quiescent current	No load	_	24	-	μA
Quiescent current	300 mA load	-	2.1	_	mA
Line regulation	V _{in} from (V _o + 0.15V) to 1.5V, maximum load	-	_	5	mV/V
Load regulation	Load from 1 mA to 300 mA	_	0.02	0.05	mV/mA
Lookaga ayyyant	Power down	_	_	20	μΑ
Leakage current	Bypass mode	_	1	3	μΑ
PSRR	@1 kHz, Vin ≥ 1.35V, C _o = 4.7 μF	20	_		dB
Start-up time of PMU	VIO up and steady. Time from the REG_ON rising edge to the CLDO reaching 1.2V.	_	-	700	μs
LDO turn-on time	LDO turn-on time when rest of the chip is up	_	140	180	μs
External output capacitor, Co	Total ESR: 5 mΩ–240 mΩ	1.32 ^a	4.7	_	μF
External input capacitor	Only use an external input capacitor at the VDD_LDO pin if it is not supplied from CBUCK output.	_	1	2.2	μF

a. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.



16.5 LNLDO

Table 42. LNLDO Specifications

Specification	Notes	Min.	Тур.	Max.	Units
Input supply voltage, Vin	Min. = $1.2V_0 + 0.15V = 1.35V$ dropout voltage requirement must be met under maximum load.	1.3	1.35	1.5	V
Output current	-	0.1	_	150	mA
Output voltage, V _o	Programmable in 25 mV steps. Default = 1.2V	1.1	1.2	1.275	V
Dropout voltage	At maximum load	_	-	150	mV
Output voltage DC accuracy	Includes line/load regulation	-4	-	+4	%
Quiescent current	No load	_	44	-	μA
Quiescent current	Max. load	_	970	990	μA
Line regulation	V _{in} from (V _o + 0.1V) to 1.5V, max load	_	-	5	mV/V
Load regulation	Load from 1 mA to 150 mA	_	0.02	0.05	mV/mA
Leakage current	Power-down	_	-	10	μA
Output noise	@30 kHz, 60–150 mA load C_0 = 2.2 μ F @100 kHz, 60–150 mA load C_0 = 2.2 μ F	_	_	60 35	nV/rt Hz nV/rt Hz
PSRR	@ 1kHz, Input > 1.35V, C_0 = 2.2 μ F, V_0 = 1.2V	20	_	_	dB
LDO turn-on time	LDO turn-on time when rest of chip is up	_	140	180	μs
External output capacitor, Co	Total ESR (trace/capacitor): 5 m Ω –240 m Ω	0.5 ^a	2.2	4.7	μF
External input capacitor	Only use an external input capacitor at the VDD_LDO pin if it is not supplied from CBUCK output. Total ESR (trace/capacitor): $30 \text{ m}\Omega$ – $200 \text{ m}\Omega$	_	1	2.2	μF

a. Minimum capacitor value refers to the residual capacitor value after taking into account the part-to-part tolerance, DC-bias, temperature, and aging.

Document Number: 002-15057 Rev. *A



17. System Power Consumption

Note: Unless otherwise stated, these values apply for the conditions specified in Table 27 on page 66.

17.1 WLAN Current Consumption

Table 43 shows the typical, total current consumed by the CYW88335. To calculate total-solution current consumption for designs using external PAs, LNAs, and/or FEMs, add the current consumption of the external devices to the numbers in Table 43.

All values in Table 43 are with the Bluetooth core in reset (that is, with Bluetooth off).

Table 43. Typical WLAN Current Consumption (CYW88335 Current Only)

Mada	Dan duridth (MIII-)	Band	VBAT = 3.6V, VDDI	O = 1.8V, T _A 25°C
Mode	Bandwidth (MHz)	(GHz)		Vio ^a , μA
	Sleep	Modes		
OFF ^b	-	_	0.005	5
SLEEP ^C	-	_	0.005	150
IEEE Power Save, DTIM 1 ^d	-	2.4	0.850	150
IEEE Power Save, DTIM 3 ^d	-	2.4	0.350	150
IEEE Power Save, DTIM 1 ^d	-	5	0.550	150
IEEE Power Save, DTIM 3 ^d	-	5	0.300	150
	Active	e Modes	- 1	
Receive ^{e,†} MCS8 (SGI)	20	2.4	50	5
CRS ^g	20	2.4	46	5
Receive ^{e,†} MCS7 (SGI)	20	5	66	5
CRS ^g	20	5	56	5
Receive ^{e,†} MCS7 (SGI)	40	5	79.5	5
CRS ^g	40	5	67	5
Receive ^{e,†} MCS9 (SGI)	80	5	110	5
CRS ^g	80	5	103	5
Active Modes	with External PAs (TX C	output Power is	-5 dBm at the Chip Port)	
Transmit, CCK	20	2.4	88	5
Transmit, MCS8, HT20, SGI ^{e, h}	20	2.4	76	5
Transmit, MCS7, SGI ^{e, h}	20	5	111	5
Transmit, MCS7 ^{e, h}	40	5	125	5
Transmit, MCS9, SGI ^{e, h}	40	5	125	5
Transmit, MCS9, SGI ^{e, h}	80	5	147	5
Active Modes	with Internal PAs (TX O	utput Power M	easured at the Chip Port)	
TX CCK 11 Mbps at 21.7 dBm	20	2.4	325	5
TX OFDM MCS8 (SGI) at 17.2 dBm	20	2.4	240	5
TX OFDM MCS7 (SGI) at 18.5 dBm	20	5	280	5
TX OFDM MCS7 at 18.7 dBm	40	5	340	5
TX OFDM MCS9 (SGI) at 16.2 dBm	40	5	270	5
TX OFDM MCS9 (SGI) at 15.7 dBm	80	5	270	5

VIO is specified with all pins idle (not switching) and not driving any loads. WL_REG_ON, BT_REG_ON low.

b.

Idle, not associated, or inter-beacon.

d. Beacon Interval = 102.4 ms. Beacon duration = 1 ms @1 Mbps. Average current over the specified DTIM intervals.

Measured using packet engine test mode.

Duty cycle is 100%. Carrier sense (CS) detect/packet receive.

Carrier sense (CCA) when no carrier present.

h. Duty cycle is 100%. Excludes external PA contribution.



17.2 Bluetooth Current Consumption

The Bluetooth BLE current consumption measurements are shown in Table 44.

Note:

- The WLAN core is in reset (WLAN_REG_ON = low) for all measurements provided in Table 44.
- The BT current consumption numbers are measured based on GFSK TX output power = 10 dBm.

Table 44. Bluetooth BLE Current Consumption

Operating Mode	VBAT (VBAT = 3.6V) Typical	VDDIO (VDDIO = 1.8V) Typical	Units
Sleep	10	225	μA
Standard 1.28s Inquiry Scan	180	235	μA
P and I Scan ^b	320	235	μΑ
500 ms Sniff Master	170	250	μΑ
500 ms Sniff Slave	120	250	μA
DM1/DH1 Master	22.81	0.034	mA
DM3/DH3 Master	28.06	0.044	mA
DM5/DH5 Master	29.01	0.047	mA
3DH5 Master	27.09	0.100	mA
SCO HV3 Master	7.9	0.123	mA
HV3 + Sniff + Scan ^a	11.38	0.180	mA
BLE Scan ^b	175	235	μA
BLE Scan 10 ms	14.09	0.022	mA
BLE Adv—Unconnectable 1.00 sec	69	245	μA
BLE Adv—Unconnectable 1.28 sec	67	235	μΑ
BLE Adv—Unconnectable 2.00 sec	42	240	μΑ
BLE Connected 7.5 ms	4.30	0.020	mA
BLE Connected 1 sec	53	240	μΑ
BLE Connected 1.28 sec	48	240	μΑ

a. At maximum class 1 TX power, 500 ms sniff, four attempts (slave), P = 1.28s, and I = 2.56s.

b. No devices present. A 1.28 second interval with a scan window of 11.25 ms.



18. Interface Timing and AC Characteristics

18.1 SDIO/gSPI Timing

18.1.1 SDIO Default Mode Timing

SDIO default mode timing is shown by the combination of Figure 33 and Table 45.

SDIO_CLK ⊢t_{⊤HL}− **←**t_{ISU}→ Input Output t_{ODLY}→ todly.

Figure 33. SDIO Bus Timing (Default Mode)

Table 45. SDIO Bus Timing^a Parameters (Default Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit				
SDIO CLK (All values are referred to minimum VIH and maximum VIL ^b)									
Frequency – Data Transfer mode	fPP	0	-	25	MHz				
Frequency – Identification mode	fOD	0	_	400	kHz				
Clock low time	tWL	10	_	-	ns				
Clock high time	tWH	10	-	_	ns				
Clock rise time	tTLH	_	_	10	ns				
Clock fall time	tTHL	_	_	10	ns				
Input	s: CMD, DAT (refe	renced to CLK	()						
Input setup time	tISU	5	_	_	ns				
Input hold time	tIH	5	_	-	ns				
Outputs: CMD, DAT (referenced to CLK)									
Output delay time – Data Transfer mode	tODLY	0	-	14	ns				
Output delay time – Identification mode	tODLY	0	-	50	ns				

Timing is based on CL \leq 40pF load on CMD and Data. Min. (Vih) = 0.7 \times VDDIO and max (Vil) = 0.2 \times VDDIO.



18.1.2 SDIO High-Speed Mode Timing

SDIO high-speed mode timing is shown by the combination of Figure 34 and Table 46 on page 93.




Figure 34. SDIO Bus Timing (High-Speed Mode)

Table 46. SDIO Bus Timing^a Parameters (High-Speed Mode)

Parameter	Symbol	Minimum	Typical	Maximum	Unit			
SDIO CLK (all values are referred to minimum VIH and maximum VIL ^b)								
Frequency – Data Transfer Mode	fPP	0	_	50	MHz			
Frequency – Identification Mode	fOD	0	_	400	kHz			
Clock low time	tWL	7	_	_	ns			
Clock high time	tWH	7	_	_	ns			
Clock rise time	tTLH	_	_	3	ns			
Clock fall time	tTHL	_	_	3	ns			
Inputs: 0	CMD, DAT (refe	renced to CLK	()					
Input setup time	tISU	6	_	_	ns			
Input hold time	tIH	2	_	_	ns			
Outputs: CMD, DAT (referenced to CLK)								
Output delay time – Data Transfer Mode	tODLY	-	-	14	ns			
Output hold time	tOH	2.5	-	-	ns			
Total system capacitance (each line)	CL	-	-	40	pF			

Timing is based on CL \leq 40pF load on CMD and Data. Min. (Vih) = 0.7 \times VDDIO and max (Vil) = 0.2 \times VDDIO.



18.1.3 SDIO Bus Timing Specifications in SDR Modes

Clock Timing

Figure 35. SDIO Clock Timing (SDR Modes)




Table 47. SDIO Bus Clock Timing Parameters (SDR Modes)

Parameter	Symbol	Minimum	Maximum	Unit	Comments
		40	_	ns	SDR12 mode
		20	_	ns	SDR25 mode
_	t _{CLK}	10	_	ns	SDR50 mode
		4.8	-	ns	SDR104 mode
_	- t _{CR} , t _{CF}		0.2 × t _{CLK}	ns	t_{CR}, t_{CF} < 2.00 ns (max.) @100 MHz, C_{CARD} = 10 pF t_{CR}, t_{CF} < 0.96 ns (max.) @208 MHz, C_{CARD} = 10 pF
Clock duty cycle	_	30	70	%	-



Device Input Timing

Figure 36. SDIO Bus Input Timing (SDR Modes)




Table 48. SDIO Bus Input Timing Parameters (SDR Modes)

Symbol	Minimum	Maximum	Unit	Comments				
	SDR104 Mode							
t _{IS}	1.4	_	ns	C _{CARD} = 10 pF, VCT = 0.975V				
t _{IH}	0.8	_	ns	C _{CARD} = 5 pF, VCT = 0.975V				
	SDR50 Mode							
t _{IS}	3.0	_	ns	C _{CARD} = 10 pF, VCT = 0.975V				
t _{IH}	0.8	_	ns	C _{CARD} = 5 pF, VCT = 0.975V				
			SDR25 Mo	de				
t _{IS}	3.0	_	ns	C _{CARD} = 10 pF, VCT = 0.975V				
t _{IH}	0.8	_	ns	C _{CARD} = 5 pF, VCT = 0.975V				
	SDR12 Mode							
t _{IS}	3.0	_	ns	C _{CARD} = 10 pF, VCT = 0.975V				
t _{IH}	0.8	_	ns	C _{CARD} = 5 pF, VCT = 0.975V				



Device Output Timing

Figure 37. SDIO Bus Output Timing (SDR Modes up to 100 MHz)




Table 49. SDIO Bus Output Timing Parameters (SDR Modes up to 100 MHz)

Symbol	Minimum	Maximum	Unit	Comments
t _{ODLY}	_	7.5	ns	t _{CLK} ≥ 10 ns C _L = 30 pF using driver type B for SDR50
t _{ODLY}	_	14.0	ns	$t_{CLK} \ge 20 \text{ ns } C_L = 40 \text{ pF using for SDR12, SDR25}$
t _{OH}	1.5	_	ns	Hold time at the t _{ODLY} (min) C _L = 15 pF

Figure 38. SDIO Bus Output Timing (SDR Modes 100 MHz to 208 MHz)







Table 50. SDIO Bus Output Timing Parameters (SDR Modes 100 MHz to 208 MHz)

Symbol	Minimum	Maximum	Unit	Comments
t _{OP}	0	2	UI	Card output phase
Δt _{OP}	-350	+1550	ps	Delay variation due to temp change after tuning
t _{ODW}	0.60	_	UI	t _{ODW} =2.88 ns @208 MHz

- Δt_{OP} = +1550 ps for junction temperature of Δt_{OP} = 90 degrees during operation
- Δt_{OP} = -350 ps for junction temperature of Δt_{OP} = -20 degrees during operation
- Δt_{OP} = +2600 ps for junction temperature of Δt_{OP} = -20 to +125 degrees during operation

Figure 39. Δt_{OP} Consideration for Variable Data Window (SDR 104 Mode)





18.1.4 SDIO Bus Timing Specifications in DDR50 Mode

Figure 40. SDIO Clock Timing (DDR50 Mode)




Table 51. SDIO Bus Clock Timing Parameters (DDR50 Mode)

Parameter	Symbol	Minimum	Maximum	Unit	Comments
-	t _{CLK}	20	_	ns	DDR50 mode
-	t_{CR}, t_{CF}	_	0.2 × tCLK	ns	t_{CR} , t_{CF} < 4.00 ns (max) @50 MHz, C_{CARD} = 10 pF
Clock duty cycle	-	45	55	%	_

sample data from card



Data Timing, DDR50 Mode

SDIO_CLK DAT[3:0] Invalid Data Invalid Data Invalid Data Invalid input t_{ODLY2x} (max) t_{ODLY2x} (max) +t_{ODLY2x}→ (min) +t_{ODLY2x}→ (min) Available timing DAT[3:0] window for card Data Data Data output output transition In DDR50 mode, DAT[3:0] lines are sampled on both edges of Available timing the clock (not applicable for CMD line) window for host to

Figure 41. SDIO Data Timing (DDR50 Mode)

Table 52. SDIO Bus Timing Parameters (DDR50 Mode)

Parameter	Symbol	Minimum	Maximum	Unit	Comments				
	Input CMD								
Input setup time	t _{ISU}	6	_	ns	C _{CARD} < 10pF (1 Card)				
Input hold time	t _{IH}	0.8	_	ns	C _{CARD} < 10pF (1 Card)				
	Output CMD								
Output delay time	t _{ODLY}	_	13.7	ns	C _{CARD} < 30pF (1 Card)				
Output hold time	t _{OH}	1.5	_	ns	C _{CARD} < 15pF (1 Card)				
			Input DAT						
Input setup time	t _{ISU2x}	3	_	ns	C _{CARD} < 10pF (1 Card)				
Input hold time	t _{IH2x}	0.8	_	ns	C _{CARD} < 10pF (1 Card)				
Output DAT									
Output delay time	t _{ODLY2x}	_	7.0	ns	C _{CARD} < 25pF (1 Card)				
Output hold time	t _{ODLY2x}	1.5	_	ns	C _{CARD} < 15pF (1 Card)				



18.1.5 gSPI Signal Timing

The gSPI host and device always use the rising edge of clock to sample data.

Figure 42. gSPI Timing




Table 53. gSPI Timing Parameters

Parameter	Symbol	Minimum	Maximum	Units	Note
Clock period	T1	20.8	_	ns	F _{max} = 48 MHz
Clock high/low	T2/T3	(0.45 × T1) – T4	(0.55 × T1) – T4	ns	_
Clock rise/fall time ^a	T4/T5	-	2.5	ns	Measured from 10% to 90% of VDDIO
Input setup time	T6	5.0	-	ns	Setup time, SIMO valid to SPI_CLK active edge
Input hold time	T7	5.0	-	ns	Hold time, SPI_CLK active edge to SIMO invalid
Output setup time	Т8	5.0	-	ns	Setup time, SOMI valid before SPI_CLK rising
Output hold time	Т9	5.0	-	ns	Hold time, SPI_CLK active edge to SOMI invalid
CSX to clock ^b	-	7.86	_	ns	CSX fall to 1st rising edge
Clock to CSX ^a	_	_	_	ns	Last falling edge to CSX high

Limit applies when SPI_CLK = F_{max}. For slower clock speeds, longer rise/fall times are acceptable provided that the transitions are monotonic and the setup and hold time limits are complied with.

SPI_CSx remains active for entire duration of gSPI read/write/write-read transaction (overall words for multiple-word transaction).



18.2 JTAG Timing

Table 54. JTAG Timing Characteristics

Signal Name	Period	Output Maximum	Output Minimum	Setup	Hold
TCK	125 ns	_	-	-	_
TDI	_	_	_	20 ns	0 ns
TMS	_	_	_	20 ns	0 ns
TDO	_	100 ns	0 ns	_	_
JTAG_TRST	250 ns	_	-	1	_

Page 102 of 110



19. Power-Up Sequence and Timing

19.1 Sequencing of Reset and Regulator Control Signals

The CYW88335 has two signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN, and internal regulator blocks. These signals are described below. Additionally, diagrams are provided to indicate proper sequencing of the signals for various operational states (see Figure 43, Figure 44 on page 103, and Figure 45 and Figure 46 on page 104). The timing values indicated are minimum required values; longer delays are also acceptable.

19.1.1 Description of Control Signals

- WL_REG_ON: Used by the PMU to power up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal CYW88335 regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled.
- BT_REG_ON: Used by the PMU (OR-gated with WL_REG_ON) to power up the internal CYW88335 regulators. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled. When this pin is low and WL_REG_ON is high, the BT section is in reset.

Note:

- For both the WL_REG_ON and BT_REG_ON pins, there should be at least a 10 ms time delay between consecutive toggles (where both signals have been driven low). This is to allow time for the CBUCK regulator to discharge. If this delay is not followed, then there may be a VDDIO in-rush current on the order of 36 mA during the next PMU cold start.
- The CYW88335 has an internal power-on reset (POR) circuit. The device will be held in reset for a maximum of 110 ms after VDDC and VDDIO have both passed the POR threshold. Wait at least 150 ms after VDDC and VDDIO are available before initiating SDIO accesses.
- Ensure that BT_REG_ON is driven high at the same time as or before WL_REG_ON is driven high. BT_REG_ON can be driven low 100 ms after WL_REG_ON goes high.
- VBAT should not rise 10%–90% faster than 40 microseconds. VBAT should be up before or at the same time as VDDIO. VDDIO should NOT be present first or be held high before VBAT is high.

Document Number: 002-15057 Rev. *A



19.1.2 Control Signal Timing Diagrams

Figure 43. WLAN = ON, Bluetooth = ON




Figure 44. WLAN = OFF, Bluetooth = OFF






Figure 45. WLAN = ON, Bluetooth = OFF





Figure 46. WLAN = OFF, Bluetooth = ON





20. Package Information

20.1 Package Thermal Characteristics

Table 55. Package Thermal Characteristics^a

Characteristic	WLBGA
θ_{JA} (°C/W) (value in still air)	32.9
θ_{JB} (°C/W)	2.56
θ _{JC} (°C/W)	0.98
Ψ _{JT} (°C/W)	3.30
Ψ _{JB} (°C/W)	9.85
Maximum Junction Temperature T _j (°C)	125
Maximum Power Dissipation (W)	1.119

a. No heat sink, TA = 70°C. This is an estimate, based on a 4-layer PCB that conforms to EIA/JESD51–7 (101.6 mm × 101.6 mm × 1.6 mm) and P = specified power maximum continuous power dissipation.

20.2 Junction Temperature Estimation and PSI_{JT} Versus THETA_{JC}

Package thermal characterization parameter PSI–J $_T$ (Ψ_{JT}) yields a better estimation of actual junction temperature (T_J) versus using the junction-to-case thermal resistance parameter Theta–J $_C$ (θ_{JC}). The reason for this is that θ_{JC} assumes that all the power is dissipated through the top surface of the package case. In actual applications, some of the power is dissipated through the bottom and sides of the package. Ψ_{JT} takes into account power dissipated through the top, bottom, and sides of the package. The equation for calculating the device junction temperature is:

$$T_{.I} = T_T + P \times \Psi_{.IT}$$

Where:

- T_J = Junction temperature at steady-state condition (°C)
- T_T = Package case top center temperature at steady-state condition (°C)
- P = Device power dissipation (Watts)
- Ψ_{JT} = Package thermal characteristics; no airflow (°C/W)

20.3 Environmental Characteristics

For environmental characteristics data, see Table 25 on page 65.



21. Mechanical Information

Figure 47. 145-Ball WLBGA Package Mechanical Information







Figure 48. WLBGA Keep-out Areas for PCB Layout—Bottom View with Balls Facing Up



Note: No top-layer metal is allowed in keep-out areas.



22. Ordering Information

Part Number	Package	Description	Operating Ambient Temperature
CYW88335L2CUBG ^a	145 ball WLBGA (4.87 mm × 5.413 mm, 0.4 mm pitch)	Dual-band 2.4 GHz and 5 GHz WLAN + BT 4.1 for Automotive Applications	–40°C to +85°C

a. CYW88335L2CUBG offers an updated solder ball composition to improve thermal cycling performance. Assembly processes are not affected. Form, fit, and function are unchanged.

23. References

The references in this section may be used in conjunction with this document.

Note: Cypress provides customer access to technical documentation and software through its Customer Support Portal (CSP) and Downloads & Support site (see IoT Resources).

For Cypress documents, replace the "xx" in the document number with the largest number available in the repository to ensure that you have the most current version of the document.

	Document (or Item) Name	Number	Source
[1]	Bluetooth MWS Coexistence 2-wire Transport Interface Specification	-	www.bluetooth.com

Document Number: 002-15057 Rev. *A



Document History

Document Title: CYW88335 Single-Chip 5G Wi-Fi IEEE 802.11ac MAC/Baseband/Radio with Integrated Bluetooth 4.1 for Automotive Applications

Document Number: 002-15057

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	_	-	09/23/2015	88335-DS100-R: Initial release
*A	5461640	UTSV	10/20/2016	Updated to Cypress template



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory

cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF cypress.com/wireless

PSoC[®]Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IoT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"), This document. including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners

Document Number: 002-15057 Rev. *A Revised October 20, 2016 Page 110 of 110