

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d

FAIRCHILD

SEMICONDUCTOR®

FDB035AN06A0_F085

N-Channel PowerTrench[®] MOSFET 60V, 80A, $3.5m\Omega$


Features

- $r_{DS(ON)} = 3.2m\Omega$ (Typ.), $V_{GS} = 10V$, $I_D = 80A$
- $Q_g(tot) = 95nC$ (Typ.), $V_{GS} = 10V$
- Low Miller Charge
- Low Qrr Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- Qualified to AEC Q101

Formerly developmental type 82584

Applications

- Motor / Body Load Control
- ABS Systems
- Powertrain Management
- Injection Systems
- DC-DC converters and Off-line UPS
- Distributed Power Architectures and VRMs
- Primary Switch for 12V and 24V systems





MOSFET Maximum Ratings $T_{C} = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Ratings	Units	
V _{DSS}	Drain to Source Voltage	60	V	
V _{GS}	Gate to Source Voltage	±20	V	
I _D	Drain Current			
	Continuous ($T_C < 153^{\circ}C$, $V_{GS} = 10V$)	80	A	
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, with $R_{\theta JA} = 43^{\circ}C/W$)	22	A	
	Pulsed	Figure 4	A	
E _{AS}	Single Pulse Avalanche Energy (Note 1)	625	mJ	
P _D	Power dissipation	310	W	
	Derate above 25°C	2.07	W/ºC	
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C	

Thermal Characteristics

$R_{ extsf{ heta}JC}$	Thermal Resistance Junction to Case TO-263	0.48	°C/W
	Thermal Resistance Junction to Ambient TO-263, (Note 2)	62	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient TO-263, 1in ² copper pad area	43	°C/W


This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/


Reliability data can be found at: http://www.fairchildsemi.com/products/discrete/reliability/index.html. All Fairchild Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.


January 2012

FDB035AN06A0_F085 aracteristics T _C = 25°C Parameter ics o Source Breakdown Voltage ate Voltage Drain Current o Source Leakage Current ics o Source Threshold Voltage o Source On Resistance cteristics apacitance		Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $D = 250\mu A$ S = 10V	24n Min 60 - - - 2 -	nm Typ - - - - - 0.0032	800 u Max - 1 250 ±100	Units Units V μΑ nA
Parameter ics o Source Breakdown Voltage ate Voltage Drain Current o Source Leakage Current ics o Source Threshold Voltage o Source On Resistance cteristics	ID = 250 μ A, V VDS = 50V VGS = 0V VGS = ±20V VD = 80A, VG ID = 80A, VG	Conditions $V_{GS} = 0V$ $T_C = 150^{\circ}C$ $D = 250\mu A$ S = 10V	60 - - - 2		- 1 250 ±100	V µA nA
ics 5 Source Breakdown Voltage ate Voltage Drain Current 5 Source Leakage Current ics 5 Source Threshold Voltage 5 Source On Resistance cteristics	$I_{D} = 250\mu A, V$ $V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = V_{DS}, I_{D}$ $I_{D} = 80A, V_{GS}$	$V_{GS} = 0V$ $T_{C} = 150^{\circ}C$ $T_{D} = 250\mu A$ S = 10V	60 - - - 2		- 1 250 ±100	V µA nA
 Source Breakdown Voltage ate Voltage Drain Current Source Leakage Current Source Threshold Voltage Source On Resistance 	$V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = V_{DS}, I_{D}$ $I_{D} = 80A, V_{G}$	$T_{\rm C} = 150^{\rm o}{\rm C}$ $T_{\rm C} = 250 \mu{\rm A}$ $S_{\rm S} = 10{\rm V}$	- - - 2		1 250 ±100	μA nA
ate Voltage Drain Current Source Leakage Current ics Source Threshold Voltage Source On Resistance	$V_{DS} = 50V$ $V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = V_{DS}, I_{D}$ $I_{D} = 80A, V_{G}$	$T_{\rm C} = 150^{\rm o}{\rm C}$ $T_{\rm C} = 250 \mu{\rm A}$ $S_{\rm S} = 10{\rm V}$	- - - 2		1 250 ±100	μA nA
o Source Leakage Current ics o Source Threshold Voltage o Source On Resistance cteristics	$V_{GS} = 0V$ $V_{GS} = \pm 20V$ $V_{GS} = V_{DS}, I_{D}$ $I_{D} = 80A, V_{G}$ $I_{D} = 80A, V_{G}$	_D = 250μA _S = 10V	2	-	250 ±100	nA
o Source Leakage Current ics o Source Threshold Voltage o Source On Resistance cteristics	$V_{GS} = \pm 20V$ $V_{GS} = V_{DS}, I_{D}$ $I_{D} = 80A, V_{G}$ $I_{D} = 80A, V_{G}$	_D = 250μA _S = 10V	- 2	-	±100	nA
ics Source Threshold Voltage Source On Resistance	$V_{GS} = V_{DS}, I_{I}$ $I_{D} = 80A, V_{G}$ $I_{D} = 80A, V_{G}$	_S = 10V	2	-	· ·	
o Source Threshold Voltage	$I_{\rm D} = 80$ A, $V_{\rm G}$ $I_{\rm D} = 80$ A, $V_{\rm G}$	_S = 10V		- 0.0032	4	V
o Source On Resistance	$I_{\rm D} = 80$ A, $V_{\rm G}$ $I_{\rm D} = 80$ A, $V_{\rm G}$	_S = 10V		- 0.0032	4	V
cteristics	$I_{\rm D} = 80$ A, $V_{\rm G}$ $I_{\rm D} = 80$ A, $V_{\rm G}$	_S = 10V	-	0.0032		v
cteristics	I _D = 80A, V _G			1	0.0035	
			-	0.0065	0.0071	Ω
anacitance						
apacitation			-	6400	-	pF
Capacitance	$V_{DS} = 25V, V$	/ _{GS} = 0V,	-	1123	-	pF
e Transfer Capacitance	f = 1MHz		-	367	-	pF
	$V_{GS} = 0V$ to T_{GS}	10V		95	124	nC
old Gate Charge			-	12	15	nC
Source Gate Charge		$I_{\rm D} = 80{\rm A}$	-	30	-	nC
		$I_g = 1.0 \text{mA}$	-	18	-	nC
		-	-	24	-	nC
acteristics (Vos = 10V)	·		•			
			-	-	163	ns
n Delav Time			-	15	-	ns
,		80A	-	-	-	ns
			-		-	ns
		65	-		-	ns
	_		-	-	75	ns
			-	-	1.25	V
to Drain Diode Voltage			-	-	1.0	V
e Recovery Time		_{SD} /dt = 100A/µs	-	-	38	ns
			-	-	39	nC
	ate Charge at 10V old Gate Charge o Source Gate Charge charge Threshold to Plateau o Drain "Miller" Charge acteristics (V _{GS} = 10V) in Time in Delay Time ime off Delay Time ne off Time iode Characteristics to Drain Diode Voltage acteristics (V _{GS} = 10V) in Time in Delay Time ne iff Delay Time ne ie Recovery Time acteristics (V _{GS} = 10V) in Time ime iff Delay Time ne iff E Delay Time ne ie Recovery Time ie Recovered Charge 2.255mH, I _{AS} = 70A.	ate Charge at 10V $V_{GS} = 0V$ to aold Gate Charge $V_{GS} = 0V$ to b Source Gate Charge $V_{GS} = 0V$ to charge Threshold to Plateau $V_{SS} = 0V$ to b Drain "Miller" Charge $V_{DD} = 30V, I_{D}$ acteristics $(V_{GS} = 10V)$ m Time $V_{DD} = 30V, I_{D}$ m Delay Time $V_{GS} = 10V, F$ me $V_{GS} = 10V, F$ idde Characteristics $V_{GS} = 10V, F$ idde Characteristics $V_{GS} = 40A$ ac Recovery Time $I_{SD} = 75A, dI$ ac Recovered Charge $I_{SD} = 75A, dI$	aate Charge at 10V $V_{GS} = 0V \text{ to } 10V$ hold Gate Charge $V_{GS} = 0V \text{ to } 2V$ o Source Gate Charge $I_D = 80A$ charge Threshold to Plateau $I_g = 1.0\text{mA}$ o Drain "Miller" Charge $I_g = 1.0\text{mA}$ acteristics ($V_{GS} = 10V$) $V_{DD} = 30V, I_D = 80A$ me $V_{DD} = 30V, I_D = 80A$ vff Delay Time $V_{GS} = 10V, R_{GS} = 2.4\Omega$ me $I_{SD} = 40A$ ide Characteristics $I_{SD} = 40A$ se Recovery Time $I_{SD} = 75A, dI_{SD}/dt = 100A/\mus$ se Recovered Charge $I_{SD} = 75A, dI_{SD}/dt = 100A/\mus$	ate Charge at 10V $V_{GS} = 0V \text{ to } 10V$ $V_{DD} = 30V$ $-$ nold Gate Charge $V_{GS} = 0V \text{ to } 2V$ $V_{DD} = 30V$ $-$ o Source Gate Charge $I_D = 80A$ $-$ charge Threshold to Plateau $I_g = 1.0mA$ $-$ o Drain "Miller" Charge $ -$ acteristics ($V_{GS} = 10V$)meime $V_{DD} = 30V, I_D = 80A$ $V_{GS} = 10V, R_{GS} = 2.4\Omega$ $-$ inde Characteristics $I_{SD} = 80A$ $-$ inde Characteristics $I_{SD} = 80A$ $ -$ </td <td>aate Charge at 10V$V_{GS} = 0V \text{ to } 10V$$V_{DD} = 30V$95nold Gate Charge$V_{GS} = 0V \text{ to } 2V$$V_{DD} = 30V$-12o Source Gate Charge$I_D = 80A$-30charge Threshold to Plateau$I_g = 1.0mA$-18o Drain "Miller" Charge-24acteristics ($V_{GS} = 10V$)m Time-15imeV_{DD} = 30V, I_D = 80A-Mf Delay Time-13imeV_{GS} = 10V, R_{GS} = 2.4\Omega-ff Timeiode Characteristicsiode CharacteristicsI_{SD} = 80A-e to Drain Diode VoltageI_{SD} = 80A-ise Recovery TimeI_{SD} = 75A, dI_{SD}/dt = 100A/\mus-ise Recovered ChargeI_{SD} = 75A, dI_{SD}/dt = 100A/\mus-</td> <td>aate Charge at 10V $V_{GS} = 0V \text{ to } 10V$ $V_{DD} = 30V$ 95 124 nold Gate Charge $V_{GS} = 0V \text{ to } 2V$ $V_{DD} = 30V$ - 12 15 o Source Gate Charge $I_D = 80A$ - 30 - - 30 - charge Threshold to Plateau 0 Drain "Miller" Charge - 18 - - 24 - acteristics (V_{GS} = 10V) m - 163 - - 163 - - 163 - - 163 - - 163 - - 13 - - 13 - - 13 - - 13 - - 13 - - 13 - - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 38 - - 10 - - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -</td>	aate Charge at 10V $V_{GS} = 0V \text{ to } 10V$ $V_{DD} = 30V$ 95nold Gate Charge $V_{GS} = 0V \text{ to } 2V$ $V_{DD} = 30V$ -12o Source Gate Charge $I_D = 80A$ -30charge Threshold to Plateau $I_g = 1.0mA$ -18o Drain "Miller" Charge-24acteristics ($V_{GS} = 10V$)m Time-15imeV_{DD} = 30V, I_D = 80A-Mf Delay Time-13imeV_{GS} = 10V, R_{GS} = 2.4\Omega-ff Timeiode Characteristicsiode CharacteristicsI_{SD} = 80A-e to Drain Diode VoltageI_{SD} = 80A-ise Recovery TimeI_{SD} = 75A, dI_{SD}/dt = 100A/\mus-ise Recovered ChargeI_{SD} = 75A, dI_{SD}/dt = 100A/\mus-	aate Charge at 10V $V_{GS} = 0V \text{ to } 10V$ $V_{DD} = 30V$ 95 124 nold Gate Charge $V_{GS} = 0V \text{ to } 2V$ $V_{DD} = 30V$ - 12 15 o Source Gate Charge $I_D = 80A$ - 30 - - 30 - charge Threshold to Plateau 0 Drain "Miller" Charge - 18 - - 24 - acteristics (V_{GS} = 10V) m - 163 - - 163 - - 163 - - 163 - - 163 - - 13 - - 13 - - 13 - - 13 - - 13 - - 13 - - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 38 - - 10 - - 10 - 10 - 10 - 10 - 10 - 10 - 10 - 10 -


FDB035AN06A0_F085







FDB035AN06A0_F085 Rev. A



Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-263 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 21 defines the $R_{\theta,JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.


Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\theta JA} = 26.51 + \frac{19.84}{(0.262 + Area)}$$
 (EQ. 2)


Area in Inches Squared

$$R_{\Theta JA} = 26.51 + \frac{128}{(1.69 + Area)}$$
(EQ. 3)

Area in Centimeters Squared




DB035AN06A0_F085




FDB035AN06A0_F085 Rev. A

SABER Electrical Model



DB035AN06A0_F085



FDB035AN06A0_F085 Rev. A



SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ Auto-SPM™ AX-CAP™* BitSiC[®] Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED Dual Cool™ **EcoSPARK**[®] EfficentMax™ ESBC™

Fairchild® Fairchild Semiconductor® FACT Quiet Series™

FlashWriter[®] * FPS™ F-PFS™ **FRFET**® Global Power ResourceSM Green FPS™ Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET[™] MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ mWSaver™ OptiHiT™ **OPTOLOGIC[®]**

PDP SPM™ Power-SPM™ PowerTrench[®] PowerXS™ Programmable Active Droop™ **QFĔT**[®] QS™ Quiet Series™ RapidConfigure™ тм Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ SPM® STEALTH™ SuperFET[®] SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™ Sync-Lock™ SYSTEM ®* GENERAL

wer p. franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TranSiC[®] TriFault Detect™ TRUECURRENT®* µSerDes™ UHC® Ultra FRFET™ UniFET™ VCX™ VisualMax™

XS™

The Power Franchise®

The Right Technology for Your Success™

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

OPTOPLANAR[®]

R

DISCI AIMER

Ŧ

FACT®

FAST®

FastvCore™

FETBench™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used here in:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or 2. system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC